
**CS353 Linux Kernel** 


Chentao Wu吴晨涛 Associate Professor Dept. of CSE, SJTU wuct@cs.sjtu.edu.cn





# 6A. Memory Management -Addressing

Chentao Wu Associate Professor Dept. of CSE, SJTU wuct@cs.sjtu.edu.cn






#### **Outline**

- Memory Addresses
- Segmentation in Hardware
- Segmentation in Linux
- Paging in Hardware
- Paging in Linux





#### **Memory Addresses**

- 3 kinds of addresses in 80x86 microprocessors
  - Logical address
    - Included in the machine language instructions
  - Linear address (virtual address)
    - A single 32-bit unsigned integer that can be used to address up to 4GB
  - Physical address (32-bit unsigned integers)
    - Used to address memory cells in memory chips





#### Segmentation in Hardware (1)

- Logical address
  - Segment id: 16-bit (Segment Selector)
  - Offset: 32-bit

Segment Selector



TI = Table Indicator RPL = Requestor Privilege Level

- Segment selector
  - Index: of the segment descriptor
  - TI (Table Indicator): GDT or LDT
  - RPL (Requestor Privilege Level)
- Segmentation registers
  - To hold segment selectors
  - Special purpose
    - cs: code segment, ss: stack segment, ds: data segment
  - General purpose: es, fs, gs



#### **Segmentation in Hardware (2)**

- Segment descriptors: 8-byte
  - Stored either in GDT (global descriptor table) or in LDT (local descriptor table)
  - Address/size of segment descriptor contained in processor control registers: gdtr, ldtr
- Fields in segment descriptor
  - Base: 32-bit linear address
  - G granularity flag: 1-bit (segment size in bytes or 4KB)
  - Limit: 20-bit offset
  - S system flag: 1-bit (system segment or not)
  - Type: 4-bit
    - Code, Data, Task Sate (TSSD), Local Descriptor Table (LDTD)






#### Segmentation in Hardware (3)

- DPL (descriptor privilege level): 2-bit
  - To restrict access to the segment
- Segment-present flag: 1-bit (in memory or not)
- D or B flag: 1-bit (depending on code or data)
- Reserved bit (bit 53): 0
- AVL flag: 1-bit (ignored by Linux)




#### **Segment Descriptor Format**


#### Data Segment Descriptor



#### Code Segment Descriptor



#### System Segment Descriptor






#### **Fast Access to Segment Descriptors**

- For each of the six programmable segmentation registers, 80x86 provides an additional nonprogrammable register, which is loaded every time a segment selector is loaded in a segment register
  - Without accessing the GDT or LDT in memory




### Segment Selector and Segment Descriptor





#### **Segmentation Unit**







#### **Segmentation in Linux (1)**

- Used in a limited way
- Linux prefers paging to segmentation
  - Memory management is simpler
  - Portability to wide range of architectures such as RISC
- -> Linux 2.6 uses segmentation only when required



#### **Segmentation in Linux (2)**

- 4 main segments used by Linux
  - Kernel code segment: \_\_KERNEL\_CS macro
  - Kernel data segment: \_\_KERNEL\_DS macro
  - User code segment: \_\_USER\_CS macro
  - User data segment: \_\_USER\_DS macro



#### Linux GDTs (1)

- Linux GDTs
  - One GDT per CPU
    - Stored in cpu\_gdt\_table array
    - Addresses/sizes stored in cpu\_gdt\_descr array
- 18 segment descriptors
  - 4 user/kernel code/data segments
  - Task state segment (TSS): init\_tss array
  - A default LDT: default\_ldt
  - 3 Thread-Local-Storage (TLS) segments
  - 3 segments related to APM (Advanced Power Management)
  - 5 segments related to PnP (Plug and Play)
  - A special TSS segment to handle "double fault" exceptions





### Linux GDTs (2)

Linux's GDT	Segment Selectors	Linux's GDT	Segment Selectors
null	0x0	TSS	0x80
reserved		LDT	0x88
reserved		PNPBIOS 32-bit code	0x90
reserved		PNPBIOS 16-bit code	0x98
not used		PNPBIOS 16-bit data	0xa0
not used		PNPBIOS 16-bit data	0xa8
TLS#1	0x33	PNPBIOS 16-bit data	0xb0
TLS#2	0x3b	APMBIOS 32-bit code	0xb8
TLS#3	0x43	APMBIOS 16-bit code	0xc0
reserved	-590000	APMBIOS data	0xc8
reserved		not used	1
reserved		not used	1
kernel code	0x60 ( KERNEL CS)	not used	1
kernel data	0x68 (KERNEL_DS)	not used	1
user code	0x73 (USER_CS)	not used	1
user data	Ox7b (USER_DS)	double fault TSS	0xf8
		lb	NE.



#### Linux LDTs (3)

- Default LDT: stored in default\_ldt array
  - 5 entries included, but only two are effectively used by the kernel
    - A call gate for iBCS executables
    - A call gate for Solaris/x86 executables
    - Call gates: mechanism provided by 80x86 microprocessors to change the privilege level of the CPU



#### **Paging in Hardware**

- Pages: linear addresses grouped in fixed-length intervals
- Page frames (physical pages): RAM partitioned into fixed-length blocks
- In 80x86 processors, paging is enabled by setting the PG flag of control register cr0
  - 4KM pages




#### **Regular Paging**

- 4KB pages
  - Linear address: 32-bit
    - Directory: 10 bits
    - Table: 10 bits
    - Offset: 12 bits
  - Two-step translation
    - Page directory: physical address stored in cr3 register
    - Page table



### Paging by 80x86 Processors (1)



#### Paging by 80x86 Processors (2)

- Same structure for the entries in page directories and page tables
  - Present flag: in memory or not
  - 20-MSB of a page physical address
  - Accessed flag: used to select pages to be swapped out
  - Dirty flag: applies only to page table entries
  - Read/write flag: access right of the page
  - User/supervisor flag: privilege level
  - PCD and PWT flag: hardware cache
  - Page size flag: applies only to page directory entries (2MB or 4MB)
  - Global flag: applies only to page table entries (to prevent frequently used pages from being flushed from the TLB cache)





### **Extended Paging (1)**

Linear Address 22 21 DIRECTORY OFFSET 4 MB Page Page Directory α3



#### **Extended Paging (2)**

- Used to translate large contiguous linear address ranges
  - Page size: 4MB
- Linear address: 32 bits
  - Directory: 10 bits
  - Offset: 22 bits
- Page directory entries for extended paging are the same as for regular paging, except that:
  - The Page Size flag must be set
  - Only the 10 most significant bits of the 20-bit physical address are significant




### Hardware Protection scheme for Paging

- Hardware protection scheme
  - Only two privilege levels associated with pages
    - by user/supervisor flag
  - Only two types of access rights associated with pages
    - by read/write flag



#### An Example of Regular Paging

Ex: 0x20000000-0x2003ffff





### Physical Address Extension (PAE) Paging Mechanism (1)

- Starting with Pentium Pro, the number of address pins are increased to 36
  - Up to 64GB RAM
  - PAE is activated by setting the PAE flag in cr4 control register





# Physical Address Extension (PAE) Paging Mechanism (2)

- Paging mechanism changes
  - 2<sup>24</sup> page frames, physical address field of page table entries expanded from 20 to 24 bits
  - A new level of page table called PDPT (Page Directory Pointer Table)
    - Consists of 4 64-bit entries
    - Cr3 register contains 27-bit PDPT base address field



### Physical Address Extension (PAE) Paging Mechanism (3)

- When mapping 4KB pages
  - Bits 31-30: points to entries in PDPT
  - Bits 29-21: points to entries in page directory
  - Bits 20-12: points to entries in page table
  - Bits 11-0: offset
- When mapping 2MB pages
  - Bits 31-30: points to entries in PDPT
  - Bits 29-21: points to entries in page directory
  - Bits 20-0: offset






#### Paging for 64-bit Architectures

- Two-level paging is not suitable
  - The number of levels depends on the type of processor
    - 3-level: alpha, ia64, ppc64, sh64
    - 4-level: x86\_64



#### **Hardware Cache**




TLB: Translation Lookaside Buffers



#### **Paging in Linux**

Linear Address





#### **Paging in Linux**

- A common paging model for both 32-bit and 64-bit architectures
  - Up to Linux version 2.6.10, 3-level paging
  - Starting with 2.6.11, 4-level paging
- With no PAE, 2-level paging is enough
  - Linux essentially eliminates the Page Upper Directory and Page Middle Directory fields
- With PAE, 2-level paging is used
  - Page Global Directory: x86's PDPT
  - Page Upper Directory: (eliminated)
  - Page Middle Directory: x86's Page Directory
  - Page Table: x86's Page Table





### Page Table Handling Functions/Macros (1)

- Macros for simplifying page table handling:
  - PAGE\_SHIFT, PMD\_SHIFT, PUD\_SHIFT, PGDIR\_SHIFT
  - PTRS\_PER\_PTE, PTRS\_PER\_PMD, PTRS\_PER\_PUD, PTRS\_PER\_PGD
- Data structures for page table handling:
  - pte\_t, pmd\_t, pud\_t, pgd\_t
  - pgprot\_t
- Macros for page table type conversions:
  - Macros: \_\_pte, \_\_pmd, \_\_pud, \_\_pgd, \_\_pgprot
  - Macros: pte\_val, pmd\_val, pud\_val, pgd\_val, pgprot\_val



### Page Table Handling Functions/Macros (2)

- Macros and functions to read or modify page table entries:
  - pte\_none, pmd\_none, pud\_none, pgd\_none
  - pte\_clear, pmd\_clear, pud\_clear, pgd\_clear
  - set\_pte, set\_pmd, set\_pud, set\_pgd
  - pte\_same(a,b), pmd\_large(e)
  - pte\_present, pmd\_present, pud\_present, pgd\_present
- Macros to check page table entries
  - pmd\_bad, pud\_bad, pgd\_bad
- Functions to query the current value of any flag in a page table entry:
  - pte\_user(), pte\_read(), pte\_write(), pte\_exec(), pte\_dirty(), pte\_young(), pte\_file()
- Functions to set the value of flags in a page table entry:
  - mk\_pte\_huge(), pte\_wrprotect(), pte\_rdprotect(), pte\_exprotect(), pte\_mkwrite(), pte\_mkread(), pte\_mkexec(), pte\_mkdirty(), pte\_mkclean(), pte\_mkyound(), pte\_mkold(), pte\_modify(p,v),
  - ptep\_set\_wrprotect(), ptep\_set\_access\_flags(), ptep\_mkdirty(), ptep\_test\_and\_clear\_dirty(), ptep\_test\_and\_clear\_young()





### Page Table Handling Functions/Macros (3)


- Macros to combine/extract page address into/from a page entry
  - mk\_pte, mk\_pte\_phys, pte\_page(), pmd\_page(), pgd\_offset(p,a), pmd\_offset(p,a), pte\_offset(p,a)
- Functions to create and delete page table entries:
  - pgd\_alloc(m), pud\_alloc(m, p, a), pmd\_alloc(m,p,a), pte\_alloc(m,p,a)
  - pte\_free(p), pmd\_free(x), pud\_free(x),
    pgd\_free(p), free\_one\_pmd(), free\_one\_pgd(),
    clear\_page\_tables()

#### **Physical Address Layout**

- In general, Linux kernel is installed in RAM starting from the second megabyte (0x00100000)
  - Page frame 0: used by BIOS (to store system configuration detected during POST
  - 0x000a0000 to 0x000fffff: reserved to BIOS (to map ISA cards)
  - Some page frames within the first megabytes may be reserved by specific computer models




# The First 768 Page Frames (3MB) in Linux 2.6





# Project 3: Memory Management





#### Memory management homework

- Write a module that is called mtest
- When module loaded, module will create a proc fs entry /proc/mtest
- /proc/mtest will accept 3 kind of input
  - "listvma" will print all vma of current process in the format of start-addr end-addr permission

```
e.g
0x10000 0x20000 rwx
0x30000 0x40000 r—
```

- "findpage addr" will find va->pa translation of address in current process's mm context and print it. If there is not va->pa translation, prink "translation not found"
- "writeval addr val" will change an unsigned long size content in current process's virtual address into val. Note module should write to identity mapping address of addr and verify it from userspace address addr.
- All the print can be done with printk and check result with dmesg.



