



UNIVERSITY OF WESTERN ATTICA

DEPARTMENT OF ENGINEERING
INFORMATION AND COMPUTER

DIGITAL DESIGN

WORKSHOP 4

REGISTER-SLIDES

Name: Athanasiou Vasileios Evangelos

Student ID: 19390005

Monitoring Workshop Department: DD 12 Friday 11-1

Delivery date: 28/5/2021

CONTENTS

PAGE 3: *Chapter 1* A few words about the assignment

PAGE 4: *Chapter 2* Bibliography

PAGE 5: *Chapter 3* Task Implementation Description

PAGES 6-20: *Chapter 4* Exercises

{

PAGES 6-14: Exercise 6.2.2 General Purpose Shift Register 74194
(theoretical results, simulation)

PAGES 14-20: Exercise 6.2.3 Eight-bit register and information transfer
from four-bit to four-bit register (theoretical results, simulation)

}

CHAPTER 1

A FEW WORDS ABOUT WORK

The work relies on sliders and registers. More specifically, in the four-bit register with D flip - flop , right shift register, left shift register and general purpose shift register (Integrated 74 LS 194). Their operation is presented through the " multisim " simulator, specifically the " SIPO " shift register operation with serial input and parallel output, the " PISO " shift register operation with parallel input and serial output, the general purpose shifter operation and finally the operation of the eight-bit register and transfer of information from four-bit to four-bit register.

CHAPTER 2

BIBLIOGRAPHY

- Design and implementation of logic circuits
P. Giannakopoulos L. Aslanoglou

CHAPTER 3

DESCRIPTION OF WORK IMPLEMENTATION

To implement the work, the "multisim" simulator was used to design the circuits. In more detail, cables, grounds, VCC sources, lamps, logic gates (AND, OR, NOR, NAND, XOR, XNOR, NOT), oscilloscope, the integrated 74 LS 194 N and the "CLEAR" and "CLOCK" switches were used.


CHAPTER 4

EXERCISES


EXERCISE 6.2.2 GENERAL PURPOSE SLIP REGISTER 74194

THEORETICAL RESULTS


1)




2) After the first clock pulse




After the second clock pulse




After the third clock pulse




After the fourth clock pulse




3) After the first clock pulse




After the second clock pulse




After the third clock pulse



After the fourth clock pulse




4)



With the inputs " S 1" and " S 0" at logical "1", giving a " clock " pulse we observe a 4 Bit parallel input . In other words, the led lamps of the outputs get the corresponding power corresponding to the led lamps of the inputs, for example the lamp of the input " A " is open and therefore the corresponding one of the output "QA".


SIMULATION




EXERCISE 6.2.3 OCTABIT REGISTER AND TRANSFER OF INFORMATION FROM QUAD BIT TO QUAD BIT REGISTER

THEORETICAL RESULTS


1) After the first clock pulse




After the second clock pulse



After the third clock pulse



After the fourth clock pulse



SIMULATION

