### **Lab 11**

Logic Design Spring 2015

Prof. Taekyoung Kwon
(tkkwon@snu.ac.kr)
TA. Yoon Kwon
TA. Junhyeok Choi
(Id-ta@mmlab.snu.ac.kr)


### **Overview**

- FPGA on a universal board
- Running on the board
- Practice
- Report


# FPGA - JTAG (DS300)




## **FPGA**




### **FPGA**






- Implement Verilog code and test bench
  - Check the syntax for device
  - Make sure it works properly in simulation
- Make constraints file for the device
  - 코드를 통해 만든 input/ output을 실제 디바이스에 연결하기 위한 규칙을 설정할 텍스트 파일



#### Select Source Type




- New source > Implementation
   Constraints File
- Write filename and click OK, then ucf file will be generated

Example of user constraint files


```
NET "LED_O[0]" LOC = P42 | IOSTANDARD = LVTTL;
NET "LED_O[1]" LOC = P46 | IOSTANDARD = LVTTL;
```


- 핀 번호와 관련된 사항은 etl의 datasheet 참조

### Compile design and generate programming file




- Run Synthesize, Implement Design, and Generate Programming file
- Now we can see .bit file are generated in your project directory








#### Configure Target Device




- Processes 탭에서 Configure Target Device 를 더블 클릭한다.
- ISE IMPACT 라는 창이 나타나면,
   IMPACT Flow에서 Boundary Scan을
   더블 클릭한다.








#### Configure Target Device





- Initialize Chain 버튼을 클릭하거나 흰 화면을 우클릭 한다.
- 파일 다이얼로그가 나타나면 앞서 생성한 .bit 파일을 선택한다.





- FPGA가 1개 존재하는 보드임을 확인 할 수 있음
- 칩에 우클릭하거나 IMPACT
   Processes 에서 Program FPGA
   Only를 수행한다.


Program Succeeded











### **Practice**

- Implement FPGA on a universal board
  - Take a good care of the Spartan chipset
  - Inventory is not enough
- Deploy your stop watch code on FPGA board
  - Make sure your simulation works perfectly

### Report

- No report on today's practice
- Stop watch is a part of Final term project
- Merge today's result into your final term project
- This is the final class before the final term project
- All report scores will be uploaded before 6/15