
# COMPSYS701:Advanced Digital Design

# Advanced Register Transfer Level Design

Zoran Salcic

Department of Electrical, Computer, and Software Engineering


Semester 1 2024, University of Auckland



- Register transfer level (RTL) design model
- Finite state machines with datapath (FSMD)
- Algorithmic state machine (ASM) charts as graphical presentation of FSMDs
- Synthesis from ASMs
- Variable sharing
- Operation sharing
- Chaining and multicycling
- Pipelining (operation, datapath, control unit)


# Register Transfer Level (RTL) design model

- The general design model for RTL design consists of control unit and datapath
- Two types of I/O ports:
- data ports (inputs and outputs) to exchange data with the outside environment
- control ports to control the operations performed by the datapath and receive information about the status of selected registers in the datapath



### RTL design model - memories

- The datapath often receives operands from memory and writes results of operations to memory
- Often cascaded almost never nested



### Register Transfer Level (RTL) design model

- Time divided into intervals called <u>control states or steps</u>
- Register transfer description used to specify for each control state
  - the conditions to be tested
  - all register transfers to be executed and
  - next control state to be entered

### RTL design model - summary


- The datapath takes the operands from storage units, performs computation in the combinatorial units, and returns the results to storage units during each state.
- Control unit controls selection of data sources, operations and data destinations by setting proper values of datapath control signals.
- The datapath indicates that data value has been properly stored in a particular storage unit or when a particular relation between data values in the datapath is satisfied.
- Control unit operates on a set of input control signals: external control inputs and internal status signals
- Control unit produces two types of output signals:
  - external signals used to indicate to the environment that the circuit has reached a certain state or finished a particular operation and
  - datapath control signals that select the operation for each component in the datapath

### **Datapaths**

- Used in all standard processor, ASIC and FPGA implementations to perform complex numerical computation and manipulations
- Consist of temporary storage and processing elements (functional units)
- The variable values and constants are stored in storage components (registers and memories)
- They are fetched from storage components after the active (e.g. rising) edge of the clock signal
- They are transformed in combinational components (processing elements) between two active edges of the clock
- The results are stored back into the storage components at the next active edge of the clock signal

### **Datapaths**


- Data stored in registers and processed by processing elements
- Movement of data Register Transfer Operations (RTOs)
- RTOs are described by 3 basic components:
  - Set of registers in the system
  - Operations performed on data
  - Control that supervises the sequence of operations



### Behavioural vs structural description/design

- Part of the processor design example:
  - Instruction that implements "a conditional jump to subroutine", if IR(5)= 0, PC is incremented; otherwise (fetches new value of subroutine address MEM[PC] from memory, stores the return address on the stack, up-dates the SP and continues with the execution of the subroutine)
- Synthesis transforms behavioural into structural representation

```
If IR(5)='0' then
    PC:=PC+1;
else
    DBUF :=MEM[PC];
    MEM(SP) :=PC+1;
    SP :=SP-1;
    PC :=DBUF;
end if;
```



(a) Behavioural and (b) Structural description

- FSMD can completely specify the behaviour of an arbitrary digital design on an abstract level (formal model)
- We start with the definition of an FSM, which can be defined as a quintuple < S, I, O, f, h>

S is a set of states, I and O are the sets of input and output symbols, and f and h are the functions that define the next state and the FSM output:

f:  $S \times I \rightarrow S$ h:  $S \times I \rightarrow O$  (Mealy machine); h:  $S \rightarrow O$  (Moore machine)

They are often specified by (1) <u>a table</u> in which the next state and output symbols are given for each state and each input symbol or (2) <u>a directed graph</u> (states represented by vertices/nodes and transitions represented by directed arcs/edges)

 Each state, input and output symbol is defined by a crossproduct of Boolean variables:

$$I = A1 \times A2 \times ... \times Ak$$
  
 $S = Q1 \times Q2 \times ... \times Qm$   
 $O = Y1 \times Y2 \times ... \times Yn$ 

Ai is an input signal, Qi is a state register bit output, and Yi is an output signal

 This model can be extended by adding the set of datapath variables, inputs and outputs. The variables set

$$V = V1 \times V2 \times .... \times Vq$$

defines the state of the datapath by defining the values of all variables in each state.

 The set of FSMD inputs can be partitioned into a set of FSM control inputs I<sub>C</sub> and set of datapath inputs I<sub>D</sub> thus

$$I = I_C \times I_D$$
, where  $I_C = A1 \times A2 \times ... \times Ak$  and  $I_D = B1 \times B2 \times ... \times Bp$ 

Similarly, the output set is

$$O = O_C \times O_D$$
, where  $O_C = Y1 \times Y2 \times ... \times Yn$  and  $O_D = Z1 \times Z2 \times ... \times Zr$ 

- While Ai, Qi and Yi represent Boolean variables, Bi, Vi and Zi represent Boolean vectors, which in turn represent integers, floatingpoint numbers and characters.
- The size of datapath variables and ports makes specification of functions f and h in tabular form very difficult – in FSMD they are specified with arithmetic expressions.

The set of all possible expressions over the set of variables V is

 $EXPR(V) = K U V U \{(e_i op e_j) \mid e_i, e_j \text{ from } EXPR(V), op \text{ is an operator}\}$ K are all constants of the same type as variables

Values of the status signals can be defined as

 $STAT = \{statk = e_i \ relop \ e_j \mid e_i, \ e_j \ from \ EXPR(V), \ relop \ from \ \{\leq, <, =, /=, \geq, >\} \}$  representing all relations between variables or expressions of variables.

o Function  $f: (S \times V) \times I \rightarrow S \times V$  can be simplified by separating it into two parts,  $f_C$  and  $f_D$ , where function  $f_C$  defines the next state of the control unit

$$f_C: S \times I_C \times STAT \rightarrow S$$

while function f<sub>D</sub> defines the values of datapath variables in the next state:

$$f_D: S \times V \times I_D \rightarrow V$$

- o For each state  $s_i$  we compute new value for each variable  $v_j$  in the datapath by evaluating  $e_i$  which belongs to EXPR(V).
- $\circ$  Function  $f_D$  is essentially decomposed into a set of functions  $f_{Di}$ , where each  $f_{Di}$  assigns one expression  $e_k$  to each variable  $v_j$  in the datapath state  $s_i$ .

- Similarly, the output function h: S x V x I  $\rightarrow$  O is decomposed into two different functions, h<sub>C</sub> and h<sub>D</sub>
- They define external control outputs O<sub>C</sub> and external datapath outputs O<sub>D</sub>, respectively.
- An FSMD can be specified in tabular form (<u>state transition</u> <u>table</u>):

Present state	Next state	Control Output	Datapath output	Datapath variables			
	Input1 Input2	CO1	DO1	Var1 Var2			
\$ <sub>0</sub>	s <sub>1</sub> s <sub>0</sub> s <sub>2</sub> s <sub>4</sub>	0 1	Data1	Temp+Data1 x			

- As practical datapath may store hundreds of variables that seldom change their values, variable assignment statements could be used to represent change of those variables that takes place in a particular state (Similar simplification can be done for the nextstate column).
- If variable assignment statements are used for control output and data output ports, they do not retain their values beyond the current state since the values are not stored in registers or memory.


### State action table:

Present	Next state	Control and datapath actions						
state	Condition, state	Condition, actions						
s <sub>0</sub> s <sub>1</sub>	Inp = 0, $s_0$ Inp = 1, $s_1$	Out1 = 0, Out2 = 1 Var1 = Inport, Var2 = 0						
	$s_2$	·						
		·						
		·						

### Algorithmic State Machine (ASM) Charts

- Alternative form for specifying FSMDs equivalent to stateaction table
- ASM represents an FSMD using
  - o a **state box**, a state name added during state assignment phase
  - a <u>decision box</u>, describes the condition under which the FSMD will execute specific action
  - a <u>conditional output box</u>, describes variable or output assignments that are executed under conditions specified in one or more decision boxes
  - the <u>ASM block</u>, a complex structure that contains one state box and a number of decision and or conditional output boxes

# Algorithmic State Machine (ASM) Charts



### Algorithmic State Machine (ASM) Charts

- When specifying an FSMD with a ASM chart, two rules must be satisfied:
  - The chart must define a unique next state for each state and set of conditions
  - Every path defined by a network of condition boxes must lead to another state
- ASM charts can model a state based (Moore) FSMD or an input based (Mealy) FSMD
- State-based model usually has more states than input-based model
- ASM charts easily convert into state-action tables

### Example: Square Root Approximation (SRA) unit


### Uses the following formula:


$$sqrt(a^2 + b^2) \sim max ((0.875x+0.5y), x)$$

#### where

 $x = \max(|a|, |b|)$ 

y = min(|a|, |b|).






## SRA unit – variable usage and reg/memory sharing

Variable usage and register/memory sharing - variable alive from the first state that follows the rising edge of the clock signal which assigns its new value and in all states in which this new value is used for the last time

State	s <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	s <sub>7</sub>
Variable								
а	X	х						
b	X	х						
t1		х	х					
t2		х	х					
x			х	х	x	X	X	
у			x	X				
t3				х	x			
t4				х	x	x		
t5					x	x		
t6						х	х	
t7							х	х
alive	2	4	4	4	4	4	3	1

Max 4 variables alive in any state

Must be grouped and assigned to registers or memory locations




# SRA unit – operation usage

							_	
State Operation	s <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	<b>S</b> <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>	Max no of units
abs	2							2
min		1						1
max		1				1		2
>>			2					2
sub				1				1
add					1			1
No of operations	2	2	2	1	1	1		

Straightforward solution: Datapath with 2 abs units, 2 shifters, and one min, max, sub and add unit each

Some units can me merged to make a functional unit for each group, e.g.:

- add/sub
- 3-bit and 1-bit shifter
- min and max unit



## SRA unit – minimizing wiring


### Minimizing wiring – merging connections into buses

	а	b	t1	t2	х	У	t3	t4	t5	t6	t7		
abs1	I		0										
abs2		I		0									
min			I	I	0								
max			ı	ı	ı	0				I	0		
>>3					I		0						
>>1						ı		0					
sub					I		I		0				
add								I	I	0			

SRA requires 14 input connections and 9 output connections

Maximum of 6 connections needed in state s2

The task of RT synthesis is to group connections and assign one bus to each group in order to minimize connection cost.-this is called **bus sharing** 




### Register (Variable) Sharing

- A register can be shared only by those variables with nonoverlapping lifetimes – the task is to determine the lifetime of each variable.
- Lifetime: includes the state in which it is assigned a new value (write state), all states in which it is used (read states), and all states on the path between the write state and last read state.
- Once the lifetime of each variable has been determined, we can group variables that have non-overlapping lifetimes and assign each group to a single register/memory.
- The goal is to do it with as few registers as possible partition variables into the smallest number of groups while ensuring that every variable belongs to only one of these groups

## Register (Variable) Sharing

Left-edge algorithm


If two variables have the same write state, the priority is given to the variable with the longer lifetime



# Register Sharing – RSA Example


state	s <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	$s_3$	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	<b>s</b> <sub>7</sub>
variable								
а	x	x						
b	x	x						
t1		x	x					
t2		x	x					
х			x	X	x	x	X	
у			x	x				
t3				X	x			
t4				X	x	x		
t5					x	x		
t6						x	x	
t7							x	x

R1 = 
$$[a, t1, x, t7]$$
  
R2 =  $[b, t2, y, t4, t6]$   
R3 =  $[t3, t5]$ 




# Register Sharing – RSA Example


state	s <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	$\mathbf{s}_3$	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	s <sub>7</sub>
variable								
а	X	7						
b	x	×						
t1		*	*					
t2		x	х					
х			x	X	X	×	¥	
у			x	х				
t3				х	x			
t4				x	x	x		
t5					x	x		
t6						x	x	
t7							X	X



# Register Sharing – RSA Example




R1 = 
$$[a, t1, x, t7]$$
  
R2 =  $[b, t2, y, t4, t6]$   
R3 =  $[t3, t5]$ 



## **Operation Sharing**


### The goal – to minimize the number of functional units in a datapath

- It is possible because within any given state, the datapath will not perform all operations
- Operations can be grouped, although every grouping does not lead to reduction of the cost



Functional units and multiplexers should be grouped into multi-functional units if the cost of their grouping is lower.

For this purpose we can use the graph-partitioning algorithm.




- Registers with non-overlapping access times can be merged into register files to share register input and output ports
  - This increases register-to-register delay (address decoding logic)
  - The same approach as for variable, operator and connection sharing can be used.
  - Initially we create a <u>register access table</u> from which we can generate compatibility graph.
  - Graph-partitioning algorithm can be used to group compatible registers into register files.


- Register access table
- Dividing line between the states represents the rising edge of the clock which loads data into registers
  - W data will be written to the register at that particular edge
  - R data will be used in that particular state

	s	s <sub>0</sub>		1	s	2	s	3	s	4	s	5	s	6	s	7
R <sub>1</sub>		w	R	w	R	w	R		R				R	w	R	
R <sub>2</sub>		w	R	w	R	w	R	w			R	w	R			
R <sub>3</sub>								W	R	W	R					

R1 = 
$$[a, t1, x, t7]$$
  
R2 =  $[b, t2, y, t4, t6]$   
R3 =  $[t3, t5]$ 



	s	o	s <sub>1</sub>		s <sub>2</sub>		s	s <sub>3</sub> s		S <sub>4</sub> S		<b>s</b> <sub>5</sub>		s <sub>6</sub>		7
R <sub>1</sub>		W	R	W	R	W	R		R				R	W	R	
R <sub>2</sub>		W	R	W	R	w	R	W			R	W	R			
R <sub>3</sub>								w	R	w	R					



Register assignments:


R1 = 
$$[a, t1, x, t7]$$
  
R2 =  $[b, t2, y, t4, t6]$   
R3 =  $[t3, t5]$ 


#### **Compatibility graph**

R<sub>1</sub> and R<sub>2</sub> incompatible as they are accessed concurrently in the number of states

 $R_2$  and  $R_3$  incompatible as they are accessed concurrently in  $s_3$  and  $s_5$ 

 $R_1$  and  $R_3$  incompatible as they are read in the same cycle (state 4), but can be made compatible by introducing an additional state







Register assignments:

R<sub>1</sub> and R<sub>2</sub> incompatible as they are accessed concurrently in the number of states

 $R_2$  and  $R_3$  incompatible as they are accessed concurrently in  $s_3$  and  $s_5$ 

 $R_1$  and  $R_3$  become compatible with addition of one state  $S_{34}$  (e.g.  $t_5$ = $t_3$ ) and then  $S_4$  ( $t_5$ =x- $t_5$ )





R1 = [a, t1, x, t7]

R2 = [b, t2, y, t4, t6]

R3 = [t3, t5]





- In the previous examples registers are clocked by a clock signal whose clock cycle is equal to the worst register-to-register delay.
- If the total delay of two functional units is shorter than the clock cycle, it is possible to connect them in series and perform two operations in a single clock cycle.
- This technique of connecting functional units in series is called chaining.
- The ASM chart will contain two or more operators on the righthand side of assignment statements in the same state.

# Chaining – RSA Example


- Two states (S2 and S3) merged into one (S2)
- Shifting has no delay
- As the ASM chart has only 7 states this modified datapath performs 12.5% faster
- Additional link to R3 had to be created to store the results concurrently to registers

R1 = 
$$[a, t1, x, t7]$$
  
R2 =  $[b, t2, y, t4, t6]$   
R3 =  $[t3, t5]$ 







## Chaining – RSA Example



- Multicycling
- If we sometimes use slower units that require more than one cycle to generate their results, we apply multicycling technique.
- Such units can only be in non-critical paths through the ASM chart.
- Example: Variable t4
   assigned a new value in
   state s2, but will not be used
   until state s4. We have 2
   cycles to perform this
   operation.
- t4 will be assigned at some later state
- t4 is assigned new value based on computation which started at some earlier state






## Multicycling

#### Register assignment:

R1 = [a, t1, x, t7]

R2 = [b, t2, y, t3, t5, t6]

R3 = [t4]





## Operation pipelining


- So far we concentrated on techniques that reduce datapath implementation cost.
- Now we concentrate on those that increase the performance of the datapath.
- Pipelining the technique is using simultaneous processing on a number of stations (functional units)/multiple stages.
- The technique can be applied on functional units, datapaths or control.
- Multiple latches are introduced into functional unit design to separate its stages, each stage operating on different set of operands.
- Generally, if there are n stages in pipeline, we can reduce time to generate results to 1/n times the non-pipelined execution time, with the exception of the first n-1 results

 Arithmetic unit performs abs, min, max, add and sub.

- |a| and |b| have to be performed in separate clock cycles
- Two-stage arithmetic unit (AU) – stages separated with three data latches and one control latch.







- The algorithm requires 13 states and clock cycles to complete, but two
  of these cycles are equal to one cycle in non-pipelined case.
- The pipelined implementation outperforms any of the presented nonpipelined designs described above.

	s <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	<b>s</b> <sub>3</sub>	S <sub>4</sub>	<b>S</b> <sub>5</sub>	S <sub>6</sub>	s <sub>7</sub>	S <sub>8</sub>	S <sub>9</sub>	s <sub>10</sub>	s <sub>11</sub>	<b>s</b> <sub>12</sub>
Read R <sub>1</sub>		а			t1	t1	x				х		t7
Read R <sub>2</sub>			b		t2	t2	t3		t5		t6		
Read R <sub>3</sub>									t4				
AU stage 1		a	b		max	min	sub		add		max		
AU stage 2			a	b		max	min	sub		add		max	
Shifters	$\cap$					>>3	>>1						
Write R₁	а		t1			х						t7	
Write R <sub>2</sub>	b			t2		t3		t5		t6			
Write R <sub>3</sub>							t4						
Out													t7

# Datapath pipelining – RSA Example

- Datapath can be pipelined to perform the same operation on different sets of operands.
- The ASM chart can be divided into several equal (or near equal) -size parts, which can be executed in different datapath stages.
- The assignment of variables to the stages is:
  - o Stage 1:

R1 = [a, t1]R2 = [b, t2]

AU1 = [abs, min, max]


o Stage 2:

R3 = [t3, t5, t6, t7]


R4 = [x]

R5 = [t4]

AU2 = [add, sub, max]



## Datapath pipelining – RSA Example




## Datapath pipelining – RSA Example

			nth pair			(n+1)th pair					
	S <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	s <sub>6</sub>	S <sub>7</sub>	S <sub>8</sub>	S <sub>9</sub>	
Read R <sub>1</sub>		а		t1	t1						
Read R <sub>2</sub>			b	t2	t2						
AU <sub>1</sub>		a	b	min	max						
Shifters				>>1	>>3						
Write R₁	а	t1									
Write R <sub>2</sub>	b		t2								
Read R <sub>3</sub>						t3	t5	t6	t7		
Read R <sub>4</sub>						х		х			
Read R <sub>5</sub>							t4				
AU <sub>2</sub>						sub	add	max			
Write R <sub>3</sub>					t3	t5	t6	t7			
Write R <sub>4</sub>					х						
Write R <sub>5</sub>				t4							
		(n-1)th pair						nth pair			

- Enables computation on different sets of operands concurrently
- Can be combined with component (operation) pipelining


## Datapath pipelining – General datapath example

- Timing problems due to propagation times through combinational logic and register set-up times
- Total delay 12 ns = minimum clock cycle
- Max frequency ~ 83 MHz




## Datapath pipelining – General datapath example

- Delay can be broken with registers ("assembly line"-like) into three stages:
- Operands fetch (OF)
- Execute operation (EX)
- Write back (WB)
- Can process 3 times as many microoperations in a given time as the conventional datapath
- Pipeline + registers + stages
- Max delay 5 ns → 200 MHz
- Pipeline has to fill and empty from time to time




## Control pipelining

- The longest critical path in the circuit is still in control unit (state register update), especially if the next state depends on the status signals
- The critical path can be divided into pieces with the registers inserted between them
- Status register has one flip-flop for each status signal
- Control register contains one flip-flop for each control signal
- Pipeline registers between storage elements and functional units
- ASM chart has to be constructed to reflect pipelining decisions



## Control pipelining – Example of modified ASM




# Implementing Algorithms in Digital Circuits – Scheduling


- To transform an ordinary algorithm or a flowchart into an ASM chart
  - its execution must be partitioned into a series of time intervals and states, and
  - each variable must be assigned to a particular state schedule
- The variable access and operations in the states are under either resource (resource constraints, RC) or time constraints (time constraints, TC)
- First step is to convert a program or a flowchart (or ASM chart) into a control/dataflow graph (CDFG) that shows explicitly control dependencies among statements and data dependencies among variables

# Implementing Algorithms in Digital Circuits – Scheduling

- CDFG contains the same sequence of assignment statements as a flowchart – nodes represent operators and edges results generated by the operators
- RC and TC scheduling algorithms usually use As-Soon-As-Possible (ASAP) and As-Late-As-Possible (ALAP) scheduling algorithm to determine operation priority and range for scheduling
- ASAP and ALAP assume that
  - each operation takes one clock cycle to execute
  - unlimited number of functional units or resources are available in each state
- As such they may be considered as constrained only by <u>data</u> <u>dependencies</u>

## Scheduling – Conversion of an ASM into CDFG






### **ASAP Schedule**

- ASAP schedules each operation into earliest state in which all operands are available
- It scans the CDFG from the top to the bottom and assigns to each state all nodes in the graph whose predecessors or parent nodes have been already assigned into previous states.
- It generates a schedule with the minimum number of states (shortest execution time).

### **ALAP Schedule**


- ALAP schedules each operation into the last possible state before its result is needed if it is given the length of the final schedule in the number of states as a constraint
- It scans the CDFG from the bottom to the top and assigns to each state all the nodes whose successor or children nodes have been already assigned into later states.
- If the given schedule has equal the number of states obtained by ASAP algorithm, the ALAP algorithm schedules all the operations on the longest critical path through the CDFG into the same states as the ASAP algorithm

## Scheduling – RSA Example



All operations except "min" and ">>1" are on critical path.

They are scheduled as early as possible in ASAP and as late as possible in ALAP schedule.



S<sub>7</sub>

## Scheduling – RSA Example

 $S_1$ 

 $s_2$ 

 $s_3$ 

 $S_4$ 

**S**5


 $S_6$ 

S<sub>7</sub>

Lower priority can be given to operations that are not on the critical path as they can be delayed without affecting the execution time of the entire CDFG.


Operation's priority scheduling can be measured by different metrics, e.g. its **operation mobility** – if it is in state  $s_i$  in ASAP schedule and  $s_k$ in ALAP schedule, its mobility M(op) = k - i.

An alternative measure of priority is **operation urgency** – the distance between the state it is available for scheduling and its ALAP schedule. If an operation is available in state  $s_j$ , but is not scheduled until state  $s_k$  in its ALAP schedule, the operation urgency U(op) = k - j.



## RC scheduling: List-scheduling algorithm

- Operations on the ready list are sorted by their mobilities – those with zero mobility on the top of the list, and those with the highest mobility on the bottom
- If two operations have the same mobility, priority is given to the operation with the lower urgency number. If the urgency numbers are the same, priority is assigned randomly.




## RC scheduling: List-scheduling algorithm

#### o In each state:


- assign the highest priority operations from the ready list to the available functional units, one at a time
- o then delete all the assigned operations from the ready list
- insert new operations, that become schedulable, into the list in the positions that correspond to their mobilities and urgencies

#### o Example:


- Assumption that there is only one arithmetic unit which can perform abs, min, max, add and sub in addition to two shifters.
- The goal of RC scheduling is to schedule in each state as many operations as it can, given the fixed number of available functional units.
- In this example we have eight states, but also only one functional unit instead of two when using ASAP or ALAP algorithm.



- o In TC scheduling the primary goal is performance to execute a given algorithm in a fixed amount of time.
- Schedule contains a particular number of states, while attempting to minimize the number of functional units in the datapath.
- The goal is achieved by creating a probability distribution graph and by scheduling operations, one at the time, so that the largest sum of probabilities for each operator and each state is minimal



## TC scheduling RSA Example with eight states



### Initial probability distribution graph

State	AU Units			Probability Sum/state	Shift	units	Probability Sum/state	
S <sub>1</sub>	a	b			1.0			
S <sub>2</sub>			max	min	1.83			
<b>S</b> <sub>3</sub>				_	0.83	>>1	>>3	0.83
S <sub>4</sub>	sub				0.83			0.83
S <sub>5</sub>		add			1.0			0.33
S <sub>6</sub>			max		1.0			
<b>S</b> <sub>7</sub>					0.5			

## Distribution graph after max, add and sub were scheduled

State	AU Units			Probability Sum/state	Shift units		Probability Sum/state
S <sub>1</sub>	a	b		1.0			
S <sub>2</sub>	1			1.33			
S <sub>3</sub>	max		min	1.33	>>1	>>3	0.83
S <sub>4</sub>				0.33			0.83
S <sub>5</sub>	sub			1.00			0.33
S <sub>6</sub>	add			1.00			
S <sub>7</sub>	max			1.00			

Distribution graph after max, min, add, sub, >>3, and >>1 were scheduled

State	AU Units			Probability Sum/state	Shift units		Probability Sum/state
S <sub>1</sub>	lal	b		1.0			
S <sub>2</sub>	-  a	ĮΝ		1.00			
S <sub>3</sub>	max			1.00			
S <sub>4</sub>	min			1.00	>>3		1.00
S <sub>5</sub>	sub			1.00	>>1		1.00
S <sub>6</sub>	add			1.00			
S <sub>7</sub>	max			1.00			

#### Final schedule

State	AU Units		Probability Sum/state	Shift	units	Probability Sum/state
S <sub>1</sub>	a		1.0			
S <sub>2</sub>	b		1.00			
S <sub>3</sub>	max		1.00			
S <sub>4</sub>	min		1.00	>>3		1.00
S <sub>5</sub>	sub		1.00	>>1		1.00
S <sub>6</sub>	add		1.00			
S <sub>7</sub>	max		1.00			

## TC scheduling - RSA Example final schedule

