TRAFFIC LIGHT CONTROLLER

Introduction:

Modelled in Verilog, traffic light controller synthesised is functional to operate at junction of highway and a country road. A camera is installed at country road to detect presence of vehicles, and will provide sensor input to traffic light controller which operates accordingly.

Explanation:

This model has two parts, first it detects vehicles from the camera installed using haar_cascade and openCv in python. This can be used to give sensor input to the module designed in Verilog to work accordingly.

Coming to the traffic light controller, it gives highest priority to Highway, takes input as clock, reset button, and sensor. Highway light and country light are the outputs.


- reset_button we are using an active low reset button, as soon as the reset button is active highway light is turned green and country light is turned red.
- Sensor sensor is high when it detects the vehicles at country road, else it remains low
- Clock we are using a 50 Hz (20 ms) clock

In our model there are four possible states -

- HG_CR highway light is green, and country light is red
- HY_CR highway light is yellow, and country light is red
- HR_CG highway light is red, and country light is green
- HR_CY highway light is red, and country light is yellow

state HG_CR is default state or state with highest priority.

STATE TRANSITION DIAGRAM



We will start with present state as HG_CR. It will remain at HG_CR until sensor becomes high illustrating vehicles at country road, which turns the state to HY_CR, this state is persisted for five seconds letting the vehicles at highway to stop for awaiting red light at highway. Then as soon as five seconds are over, we move to HR_CG. Here comes the interesting part, this state can be persisted for maximum of thirty seconds, we move to next state as soon as thirty seconds are over or sensor goes down, whatever happens first giving priority to highway. If the sensor goes down before thirty seconds or thirty seconds are over, we move to HR_CY. Yellow light of country side is onn, again we will remain at this state for five seconds, letting the vehicles settle.

Now imagine a situation, when we are at HR_CG, thirty seconds are over, but all the vehicles haven't passed that implies sensor will be high. We will move to HR_CY, then to HG_CR with sensor high. In this situation, giving priority to highway, highway light will be green for minimum of two minutes, irrespective of sensor.


Code Structure

1) Detecting the vehicles

```
capture = cv.VideoCapture(DIR)
vehicle_haar_cascade = cv.CascadeClassifier('vehicles.xml')
while True:
    isTrue, frame = capture.read()
                                                      # will read frame by frame
    gray = cv.cvtColor(frame,cv.COLOR_BGR2GRAY)
    vehicles_rect = vehicle_haar_cascade.detectMultiScale(gray, scaleFactor = 1.15, minNeighbors = 4)
    for (x,y,w,h) in vehicles_rect:
       cv.rectangle(frame,(x,y),(x+w,y+h),(0,255,0),thickness=2)
    frame_1 = frame [1 : 720 , 100 : frame.shape[1]-150]
    cv.imshow('img',frame_1)
    if cv.waitKey(20) & 0xFF == ord('d'): # to exit the while loop on pressing key 'd'
       break
capture.release()
                       # after video reading process is done, we can release capture pointer
cv.destroyAllWindows() # destroys all windows
```

By using OpenCV and haar_cascade we can detect vehicles from a video frame by frame. To detect vehicles using haar_casacade we need to get the frame convert it into grayscale, and then use file 'vehicle.xml' to detect the vehicles. We get the coordinates of vehicles detected in a list 'vehicles_rect'. This is a list of lists, where number of elements in list gives number of vehicles detected in present frame, and each elemental list give rectangular coordinates of vehicles detected.

Using rectangular coordinates we can draw rectangles at those coordinates, using built in OpenCV functions.



Now a bool function can be created at number of elements in vehicles_rect, which can be fed as sensor input to traffic_light_controller module.

```
def check_vehicles(vehicles_rect):
    if (len(vehicles_rect) > 0):
        return 1
    else:
        return 0
```

2) traffic_light_controller module

Input and Output ports

Timescale sets units of time as 1ms with precision of 1ms.

Module is made with name 'traffic_light_controller', and input & output ports are declared first

Parameters

Parameters for traffic light and state, as depicted earlier along with register for present state, and next state.

```
parameter

RED = 3'b100, YELLOW = 3'b010, GREEN = 3'b001; // parameters for traffic light

parameter

HG_CR = 2'b00, // state when highway light is green, and country light is red

HY_CR = 2'b01, // state when highway light is yellow, and country light is red

HR_CG = 2'b10, // state when highway light is red, and country light is green

HR_CY = 2'b11; // state when highway light is red, and country light is yellow

reg [1:0] PS, NS; // depicts present state, and next state
```

Timers

Registers for counting, basically for timers of 5, 30 and 120 seconds

```
// for a state in which one of the traffic light is yellow, we need to hold that for 5s
// when we are in HG_CR, we need that state for atleast 2 min, when we have reached that
// we can have HR_CG for atmost 30 sec

reg [23:0] num_y, num_hg, num_cg; // will count number of posedges of clock
reg yellow, high_g, county_g, // initiate the following timer
wait_5s, wait_120s, wait_30s; // tell when timer has reached its value
```

• Count the number of posedges of clock, based on which at which state the module is in

```
always @(posedge clk ) begin
     if (yellow) begin
         num_y <= num_y + 1;
    else if (high_g) begin
         num_hg <= num_hg + 1;
    else if (county_g) begin
         num_cg <= num_cg + 1;</pre>
    else begin
         num_y <= 0;
                                            // highway green light or
         num_hg <= 0;
                                           // county_road green light is off
// wait5s, wait_120s and wait_30s, and and num counters are set to zero
// they are required only when corresponding light is onn
         num_cg <= 0;
         wait_5s <= 1'b0;
          wait_120s <= 1'b0;
          wait 30s <= 1'b0;
end
```

Conditions to set the timer based on number of posedges counted

Reset button

Reset function, reset is active low, so whenever negative edge of rst_bar comes and rst_bar is low it moves to HG_CR, reseting all timer registers to 0, and turning highway light to green, country light to red.

```
always @(posedge clk or negedge rst_bar) begin // we are using active low reset

if (!rst_bar) begin
    PS <= HG_CR; // default state, or state with most priority
    yellow <= 1'b0; high_g <= 1'b0; county_g <= 1'b0;
    wait_5s <= 1'b0; wait_120s <= 1'b0; wait_30s <= 1'b0;
    highway_light <= GREEN; country_light <= RED;
end
else PS <= NS;
end</pre>
```

switch case

Moves to next state HY_CR when both wait_120s and sensor are high

```
always @(posedge clk) begin

case (PS)

HG_CR: begin
    highway_light = GREEN; // sets highway light to green
    country_light = RED; // sets country light to red
    high_g = 1'b1; // highway light is green
    yellow = 1'b0; // neither yellow light is onn
    wait_5s = 1'b0;
    country_g = 1'b0; // country light is not green
    wait_30s = 1'b0;
    if (sensor && wait_120s) begin
        NS = HY_CR; // if sensor signals there are cars at country road, moved to next state
    end
    else NS = HG_CR; // else remains at same state
end
```

Moves to next state HR CG after waiting for 5 seconds

```
HY_CR: begin
   highway light = YELLOW; // sets highway light to yellow
   country_light = RED; // sets country light to red
           = 1'b0;
                         // highway light is not green
   high g
   wait_120s = 1'b0;
   yellow = 1'b1;
                         // highway yellow light is onn
   county_g = 1'b0;
                         // country light is not green
   wait 30s = 1'b0;
   if (wait 5s) begin
       NS = HR CG;
   end
   else NS = HY_CR;
end
```

Moves to next state when either sensor is low, or wait_30s is high

Moves to next state after waiting for 5 seconds, and default is HG_CR

```
HR_CY: begin
   highway light = RED;
                         // sets highway light to red
   country_light = YELLOW; // sets country light to yellow
            = 1'b0;
                         // highway light is not green
   high g
   wait_120s = 1'b0;
   yellow = 1'b1;
   county_g = 1'b0;
                          // country light is not green
   wait 30s = 1'b0;
   if (wait_5s) begin
       NS = HG CR;
   end
   else NS = HR CY;
                          // else, stays there
end
default: NS = HG_CR;
```

3) TestBench

Input and Output ports

Setting the timescale, including the file containing design under test Input ports are to be declared reg type and output as wire

Module instantiation & clock

Module is instantiated with name 'DUT', input and output parameters are fed. We are using clock of 50Hz, hence declared using localparam

```
traffic_light_controller DUT(
    .sensor (sensor), .clk (clk), .rst_bar (rst_bar),
    .highway_light(highway_light), .country_light (country_light)
);

localparam CLK_PERIOD = 20;  // clock with timeperiod 20ms
always #(CLK_PERIOD/2) clk=~clk;
```

Initialising input values & dumping

Dumping the file to '.vcd' and variables to monitor using dumpvars. Monitor to see the variables at terminal and all the input values are set to 0, at t = 0.

Reset button

Reset button becomes active at time t = 480 s, else inactive

Sensor

Then finished using \$finish

4) Synthesising and Output

Synthesised using command — iverilog -o <destination_file.vvp> <source_file.v>

After executing this command, a .vvp file is synthesised along with a .vcd file with file name as in \$dumpfile()


Then accessed using command - vvp <destination file.vvp>

Then the following is displayed at terminal

```
PS c:\Users\lokes\OneDrive\Desktop\verilog\verilog\verilog2.0\Projects\Alarm_Clock\traffic_light_controller> iverilog -0 tb_traffic_light_controller.vvp tb_traffic_light_controller.vvp tb_traffic_light_controller.vvp tb_traffic_light_controller.vvd posed for output.

9 Scivusers\Lokes\OneDrive\Desktop\verilog\text{Verilog2.0}\Projects\Alarm_Clock\traffic_light_controller.vvp tb_traffic_light_controller.vvp tb_traffic_light_controller.vvb.ts_frin_light_light_light_light_light_light_light_light_light_light_
```

Output matched with the expected output. This output can also be realised using gtkwave



Conclusion

The traffic light controller for a highway and country road needs to efficiently manage the flow of traffic, taking into account factors such as traffic volume, priority rules, and safety considerations. The Verilog code for the controller would involve defining the behaviour and interaction of these components, as well as the decision-making logic for determining when to change the traffic lights.

Here, we have used it to define the various components of the system, including the traffic lights, sensors, timers, and control logic.