

LED Color Controller FPGA Implementation

The aim of this lab is to implement in VHDL the PWM circuit that you have designed on paper in Exercise 2 and to test it on the FPGA board. It is strongly recommended that you finish Exercise 2 and Lab 1 before starting this lab.

Hand-in instructions: Prepare a small report with block diagrams. Submit the report as a PDF with the source code files through the lecture moodle per the moodle submission deadline.

Important information

Please always check these things before you start a lab:

- EDA server users must start Vivado with `vivado -source load_board_files.tcl` as described in Lab 1. If you do not see the board files in the Vivado GUI, you have likely used the command with a spelling error or something similar.
- Avoid spaces and special characters in your filepaths! Vivado projects can become corrupted if you have spaces and special characters in your filepaths.
- Remember to use the reset button on the FPGA to reset your design.
- When using a switch for the reset, check that it is off before deciding the FPGA is broken.
- Remember to connect the Ethernet port of the FPGA board to a computer, router, or any other device with an Ethernet port that can power the Ethernet chip on the FPGA board (no internet connection is needed). See the Lab 2 manual for an explanation.
- For combinational logic, use `process(a11)` and `process(CLKxCI, RSTxRI)` for registers. Please remember to change files using `process(a11)` to VHDL 2008.

For common questions to this lab, please see the last page of this document.

VHDL Coding of The Circuit

Download the handout .zip file from moodle. The file contains the following files:

- `pwm.vhdl`: Template for the circuit that generates the PWM pulse to control each color.
- `toplevel.vhdl`: Template for the the top-level that instantiates three PWM circuits to control the three colors of the RGB LED.
- `pwm_tb.vhdl`: The testbench which automatically checks the PWM pulse width.

Task 1: PWM Pulse Generator Implementation

Implement the PWM pulse generation from Exercise 2 in `pwm.vhdl`. The input `PushxSI` is from a push button and the output `LedxS0` controls an LED color. Do not forget to stick to your block diagrams! The counter for the PWM and the threshold should be 20-bits and you should increment the threshold counter by $2^{17} = 131072$ every time the button is pressed.

Circuit designer's toolbox

In Exercise 1b and 2 we worked on understanding the problem at hand that we are solving and devising a plan. In this lab, we are now carrying out this plan by implementing. In general, problem solving can be divided into 4 steps:

1. **Understanding the problem:** This step can involve writing out the ports and their purpose, making a timing diagram, etc. Anything that furthers your understanding of the problem. Many students are halfway through writing code before discovering they do not really understand the problem and then have to start over.
2. **Devising a plan:** In circuit design, this means drawing a schematic (before writing the code!). Note that this 2nd step and the 1st step have some overlap.
3. **Carrying out the plan:** This step involves writing the actual VHDL code that implements the circuit and verifying its correctness.
4. **Looking back:** Think about how you solved the problem, could you have done anything simpler? How did others solve the problem? In this class we will do this together by looking at some of the solutions handed in.

While the process of problem solving may seem trivial to some of you, we find that many students have some bad habits in this area that should be unlearned.

Task 2: PWM Pulse Generator Verification

You can verify your implementation for the PWM pulse generation using the provided testbench `pwm_tb.vhdl`, which is added in the same way as the testbench from the first lab session. Please make sure that only the `pwm_tb.vhdl` file is listed as a top-level file for simulation.




Figure 1: Press the **Run All** button at the top of the Vivado window to run a full simulation.

Note that you need to press the **Run All** button at the top of the window, as shown in Figure 1, to run the simulation to end. The testbench will check the width of the generated pulses and print the result to the Tcl Console, as shown in Figure 2. While the testbench will verify the pulse width for you and print the result in the Tcl Console, you should still look at the waveforms in the waveform viewer to verify that everything is as you expect.

Task 3: RGB PWM Pulse Controller

Implement the RGB PWM pulse controller inside `toplevel.vhdl` by instantiating the `pwm` component three times for each color. The component declaration is already included and you only need to use it inside the architecture of the code and assign the corresponding top-level ports to each instance.

Implementation on the Board

Task 4: FPGA Constraint File

Launch Vivado and create a new project using the name of the work directory in the handout. Add the previously described source files to your project. Then, add the `.xdc` file, provided on moodle, to the project. The `.xdc` file is in the `constr` directory as in the first lab. The

```

Tcl Console x Messages Log
run all
Note: Pulse width 131072 clock cycles, expected 131072 good work!
Time: 9437200 ns Iteration: 0 Process: /pwm_tb/p_stim File: /home/andreas/gitlab/dsd/AS21/labs/lab02_colorled,
Note: Pulse width 262144 clock cycles, expected 262144 good work!
Time: 18874384 ns Iteration: 0 Process: /pwm_tb/p_stim File: /home/andreas/gitlab/dsd/AS21/labs/lab02_colorlec
Note: Pulse width 393216 clock cycles, expected 393216 good work!
Time: 28311568 ns Iteration: 0 Process: /pwm_tb/p_stim File: /home/andreas/gitlab/dsd/AS21/labs/lab02_colorlec
Note: Pulse width 524288 clock cycles, expected 524288 good work!
Time: 37748752 ns Iteration: 0 Process: /pwm_tb/p_stim File: /home/andreas/gitlab/dsd/AS21/labs/lab02_colorlec
Note: Pulse width 655360 clock cycles, expected 655360 good work!
Time: 47185936 ns Iteration: 0 Process: /pwm_tb/p_stim File: /home/andreas/gitlab/dsd/AS21/labs/lab02_colorlec
Note: Pulse width 786432 clock cycles, expected 786432 good work!
Time: 56623120 ns Iteration: 0 Process: /pwm_tb/p_stim File: /home/andreas/gitlab/dsd/AS21/labs/lab02_colorlec
Note: Pulse width 917504 clock cycles, expected 917504 good work!
Time: 66060304 ns Iteration: 0 Process: /pwm_tb/p_stim File: /home/andreas/gitlab/dsd/AS21/labs/lab02_colorlec
$stop called at time : 74448928 ns : File "/home/andreas/gitlab/dsd/AS21/labs/lab02_colorled/handout/lab/src/pwm_
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 7846.910 ; gain = 0.000 ; free physical

```

Figure 2: Output in the Tcl Console, showing print out from the testbench to the console. The testbench will check the width of your PWM pulses and report on the result. The pulse widths should be integer multiples of $2^{17} = 131072$.

provided .xdc file is the standard template for the board, and you need to correctly connect the buttons, clock and LEDs to your design as follows:

- Connect the clock port of the design to the external board clock source which has a frequency of 125 MHz.
- Connect the reset port of the design to BTN 0 on the board.
- Connect the RGB color controller inputs to BTN 1-3 on the board, with PushRedxSI connected to BTN 3, PushGreenxSI to BTN 2, and PushBluexSI to BTN 1.
- Connex the RGB output color to LED4 on the board.

You can look at the .xdc file from Lab 1 better understand what changes to make when connecting your signals to the pins.

Task 5: FPGA Programming

Run synthesis, implementation and generate the bitstream. Program the FPGA with the bitstream and try the followings to verify your design:

- Press BTN 0 to reset all the counter values. The PWM pulses have duty cycle of 0 and the LED should be turned off (black).
- Press BTN 3 to increase the intensity of the red color. Press reset again and test the two other colors in a similar way.
- Try to generate other colors by mixing RGB according to their color codes.

Important! For the design to be fully working, it is necessary to connect the FPGA with an Ethernet cable to a computer, router, or any other device with an active Ethernet port. This is because the FPGA clock comes from the Ethernet chip on the board. Without this, you will see some flickering of the LED, even if your design is correct, as the clock will periodically stop. For this lab, it is okay to not use an Ethernet cable, but it will be needed in future labs.

Common Questions

Common questions/remarks for this lab are:

- **How do I create a VHDL file?** After creating a project in Vivado you can click File → Add Sources → Add or create design sources. Alternatively, just use your normal code editor and create new files with the .vhd1 (recommended) or .vhd extensions.
- **How do I resolve the warning 'The PS7 cell must be used in this Zynq design ...'?** This warning can be safely ignored as it's unrelated to what we do on the FPGA.
- **How do I resolve the error 'Unconstrained Logical Port'?** While VHDL itself is case-insensitive, .xdc **constraints are case sensitive** and your port names should match those in the .xdc file in case as well.
- **Outlook does not allow .vhd files:** You cannot send .vhd files in Outlook, try renaming to .vhd1 as the .vhd extension is also used for **V**irtual **H**ard **D**isk on Windows.
- **Remember that order matters in processes!** Since the order of assignments are done sequentially in a process, meaning that in the example below DxS0 is only assigned AxSI and BxSI and never AxSI or BxSI.

Listing 1: This implementation ignores the line AxSI or BxSI as it is always overwritten by the final assignment to DxS0.

```
process(all)
begin
    if (CxS0 = '0') then
        DxS0 <= AxSI or BxSI;
    end if;

    CxS0 <= not AxSI;
    DxS0 <= AxSI and BxSI;
end process;
```

- **Remember to separate the description of the flip-flops from the combinational logic!** Use a single process for updating the flip-flops and a separate process or concurrent assignments for updating the adder as shown below. This is really important! We also discuss this in Exercise 3.

Listing 2: VHDL code to show how to define flip-flops for a counter.

```
CNTxDN <= CNTxDP + 1; -- Increment outside clock-process

process(CLKxCI, RSTxRI)
begin
    if (RSTxRI = '1') then
        CNTxDP <= (others => '0');
    elsif CLKxCI'event and CLKxCI = '1' then
        CNTxDP <= CNTxDN;
    end if;
end process;
```