

Experiment 03: Study of Boolean Algebra

Sagnik Seth - 22MS026
(Subgroup - A7)

1 Aim

To study the basic laws of Boolean Algebra and verify them using implementation of logic gates using Integrated Circuits.

2 Theory

3 Verification of Truth Tables and Observations




Figure 1: Logic Gate circuit diagram for for Example 1

Table 1: Truth Table for $Y = \overline{A}B(C + D)$

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


**Figure 2:** Logic Gate circuit diagram for for Example 2

Table 2: Truth Table for $Y = \overline{A}\overline{C} + \overline{A}\overline{D} + \overline{B}$

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


**Figure 3:** Logic Gate circuit diagram for for Example 3

Table 3: Truth Table for $Y = \overline{A}\overline{B} + \overline{D} + \overline{C}$

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

4 Sources of Error

5 Discussion and Conclusion