Title: Clarify HW Margin Results

**Applied to:** USB4 Specification Version 1.0 Brief description of the functional changes: Clarifies how the High/Right and Low/Left Margin results are reported for a HW margin test. Benefits as a result of the changes: Eliminates confusion and ensure consistency with how the HW margin results are reported. An assessment of the impact to the existing revision and systems that currently conform to the USB specification: An analysis of the hardware implications: An analysis of the software implications: An analysis of the compliance testing implications:

# **Actual Change**

## (a). Section 8.3.2.3.2

Table 8-70. RUN\_HW\_LANE\_MARGINING Completion Data

DW	Bit(s)	Field Name and Description
0		Lane Select
	2:0	This field contains the value of the Lane Select field in the last RUN_HW_LANE_MARGINING Port Operation.
	3	Timing Margin Test
		This field contains the value of the Timing Margin Test field in the last RUN_HW_LANE_MARGINING Port Operation.
		Enable Margin Tests
	4	This field contains the value of the Enable Margin Tests field in the last RUN_HW_LANE_MARGINING Port Operation.
	9:5	BER Level Contour
		This field contains the value of the BER Level Contour field in the last RUN_HW_LANE_MARGINING Port Operation.
	10	Enable Optional Voltage Offset Range
		This field contains the value of the <i>Enable Optional Voltage Offset Range</i> field in the last RUN_HW_LANE_MARGINING Port Operation.
	31:11	Reserved.
1	6:0	High / Right Margin (Lane 0)
		For a voltage margin test, this field contains the high margin test result for Lane 0 in terms of number of voltage offset steps to the BER Level Contour. If the high margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset step which was applied during the test. See Note 1.
		For a time margin test, this field contains the right margin test result for Lane 0 in terms of number of time offset steps to the BER Level Contour. If the right margin exceeds the Maximum Time Offset this field contains the maximum right offset step which was applied during the test. See Note 2.
		For a voltage margin test, this field contains the high margin test result for Lane 0 in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps). If the high margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
		For a time margin test, this field contains the right margin test result for Lane 0 in units of ceiling(Maximum Time Offset / Time Margin Steps). If the right margin exceeds the Maximum Time Offset this field contains the maximum right offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
1	7	High / Right Margin Exceeds Maximum Voltage / Time Offset (Lane 0)
		For a voltage margin test, this field indicates if the high margin exceeds the Maximum Voltage Offset for Lane 0:
		0b: High margin does not exceed the Maximum Voltage Offset
		1b: High margin exceeds the Maximum Voltage Offset
		For a time margin test, this field indicates if the right margin exceeds the Maximum Time Offset for Lane 0:
		0b: Right margin does not exceed the Maximum Time Offset
		1b: Right margin exceeds the Maximum Time Offset

DW	Bit(s)	Field Name and Description
	14:8	Low / Left Margin (Lane 0)
		For a voltage margin test, this field contains the low margin test result for Lane 0 in terms of number of voltage offset steps to the BER Level Contour. If the Low margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset step which was applied during the test. See Note 3.
		For a time margin test, this field contains the left margin test result for Lane 0 in terms of number of time offset steps to the BER Level Contour. If the left margin exceeds the Maximum Time Offset this field contains the maximum left offset step which was applied
		during the test. See Note 4.  For a voltage margin test, this field contains the low margin test result for Lane 0 in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps). If the low margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
		For a time margin test, this field contains the left margin test result for Lane 0 in units of ceiling(Maximum Time Offset / Time Margin Steps). If the left margin exceeds the Maximum Time Offset this field contains the maximum left offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
	15	Low / Left Margin Exceeds Maximum Voltage / Time Offset (Lane 0)
		For a voltage margin test, this field indicates if the low margin exceeds the Maximum Voltage Offset for Lane 0:
		0b: Low margin does not exceed the Maximum Voltage Offset
		1b: Low margin exceeds the Maximum Voltage Offset
		For a time margin test, this field indicates if the left margin exceeds the Maximum Time Offset for Lane 0:
		0b: Left margin does not exceed the Maximum Time Offset
		1b: Left margin exceeds the Maximum Time Offset
	22:16	High / Right Margin (Lane 1)  For a voltage margin test, this field contains the high margin test result for Lane 1 in
		terms of number of voltage offset steps to the BER Level Contour. If the high margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset step which was applied during the test. See Note 1.
		For a time margin test, this field contains the right margin test result for Lane 1 in terms of number of time offset steps to the BER Level Contour. If the right margin exceeds the Maximum Time Offset this field contains the maximum right offset step which was
		applied during the test. See Note 2.
		For a voltage margin test, this field contains the high margin test result for Lane 1 in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps). If the high margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
		For a time margin test, this field contains the right margin test result for Lane 1 in units of ceiling(Maximum Time Offset / Time Margin Steps). If the right margin exceeds the Maximum Time Offset this field contains the maximum right offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
	23	High / Right Margin Exceeds Maximum Voltage / Time Offset (Lane 1)
		For a voltage margin test, this field indicates if the high margin exceeds the Maximum Voltage Offset for Lane 1:
		0b: High margin does not exceed the Maximum Voltage Offset
		1b: High margin exceeds the Maximum Voltage Offset
		For a time margin test, this field indicates if the right margin exceeds the Maximum Time Offset for Lane 1:
		0b: Right margin does not exceed the Maximum Time Offset
		1b: Right margin exceeds the Maximum Time Offset

DW	Bit(s)	Field Name and Description
	30:24	Low / Left Margin (Lane 1)
		For a voltage margin test, this field contains the low margin test result for Lane 1 in terms of number of voltage offset steps to the BER Level Contour. If the low margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset step which was applied during the test. See Note 3.
		For a time margin test, this field contains the left margin test result for Lane 1 in terms of number of time offset steps to the BER Level Contour. If the left margin exceeds the Maximum Time Offset this field contains the maximum left offset step which was applied during the test. See Note 4.
		For a voltage margin test, this field contains the low margin test result for Lane 1 in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps). If the low margin exceeds the Maximum Voltage Offset this field contains the maximum voltage offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
		For a time margin test, this field contains the left margin test result for Lane 1 in units of ceiling(Maximum Time Offset / Time Margin Steps). If the left margin exceeds the Maximum Time Offset this field contains the maximum left offset which was applied during the test in units of ceiling(Maximum Voltage Offset / Voltage Margin Steps).
1	31	Low / Left Margin Exceeds Maximum Voltage / Time Offset (Lane 1)
		For a voltage margin test, this field indicates if the low margin exceeds the Maximum Voltage Offset for Lane 1:
		0b: Low margin does not exceed the Maximum Voltage Offset
		1b: Low margin exceeds the Maximum Voltage Offset
		For a time margin test, this field indicates if the left margin exceeds the Maximum Time Offset for Lane 1:
		0b: Left margin does not exceed the Maximum Time Offset
		1b: Left margin exceeds the Maximum Time Offset

Note 1. The High Margin test result can be reported by application software in units of mV by the following conversion:

 $\textit{High Margin (mV)} = \textit{High Margin (steps)} \times \textit{Maximum Voltage Offset (mV)} \div \textit{Voltage Margin Steps (steps)}$ 

Note 2. The Right Margin test result can be reported by application software in units of UI by the following conversion:

Right Margin  $(UI) = Right Margin (steps) \times Maximum Time Offset (UI) \div Time Margin Steps (steps)$ 

Note 3. The Low Margin test result can be reported by application software in units of mV by the following conversion:

 $Low\ Margin\ (mV) = Low\ Margin\ (steps)\ \times Maximum\ Voltage\ Offset\ (mV) \div Voltage\ Margin\ Steps\ (steps)$ 

Note 4. The Left Margin test result can be reported by application software in units of UI by the following conversion:

 $\textit{Left Margin (UI)} = \textit{Left Margin (steps)} \times \textit{Maximum Time Offset (UI)} \div \textit{Time Margin Steps (steps)}$