

VE270 Final Review

Part III


HAO Zhiyu
2019.12.10.

Outline

1. RTL design
2. PG-lookahead adder

RTL design

- Controllers(FSM):
produce simple output and control signals for datapath
- Datapath:
Manipulate the data according to the controllers' command



RTL steps


- A high level state machine
- Datapath
- Connect the datapath to a controller
- Derive the (controller) FSM from the high level state machine

PG Lookahead


- **Propagate:** $P = a \oplus b$
- **Generate:** $G = ab$

$$\text{Cout} = G + Pc$$

- $c_1 = a_0b_0 + (a_0 \oplus b_0)c_0 = G_0 + P_0c_0$
- $c_2 = a_1b_1 + (a_1 \oplus b_1)c_1 = G_1 + P_1c_1$
- $c_3 = a_2b_2 + (a_2 \oplus b_2)c_2 = G_2 + P_2c_2$





Calculate the delay




$$P = P_3 P_2 P_1 P_0$$

$$G = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$



hw8.3

5.3 Capture the following system behavior as an HLSM. The system has two single-bit inputs U and D each coming from a button, and a 16-bit output C , which is initially 0. For each press of U , the system increments C . For each press of D , the system decrements C . If both buttons are pressed, the system does not change C . The system does not roll over; it goes no higher than the largest C and no lower than $C=0$. A press is detected as a change from 0 to 1; the duration of that 1 does not matter.



Wrong! ! !

1. Problem 5.25 (20 points)

hw10

5.25 Assuming an inverter has a delay of 1 ns, and all other gates have a delay of 2 ns, determine the critical path for the 8-bit carry-ripple adder, assuming a design following Figure 4.31 and Figure 4.30, and: (a) assuming wires have no delay, (b) assuming wires have a delay of 1 ns.




Figure 4.31 4-bit adder: (a) carry-ripple design with 3 full-adders and 1 half-adder, (b) block symbol.




Figure 4.30 Full-adder: (a) circuit, (b) block symbol.

(a) Assume the 8-bit carry-ripple adder consists of 8 full-adders chained together. Each full-adder features a critical path delay of 4ns (an AND gate and a XOR gate). Thus, the total critical path delay for the 8-bit carry-ripple adder is $8 \times 4\text{ns} = 32\text{ns}$.

(b) Each full-adder's critical path features one internal wire between an AND and XOR gate and two wires that connect the full-adder's inputs and outputs. For the entire 8-bit carry-ripple adder, the 8 internal wires contribute 8ns to the critical path delay. Wires connecting full-adders together contribute 7ns to the critical path delay.

The initial ci and final co contribute 2ns to the critical path delay. Thus, the total critical path delay is 32ns (for gates) + 8ns + 7ns + $2\text{ns} = 49\text{ns}$.