




depletion togran.


No current flow









- As V<sub>G</sub> increases from zero, holes in psubstrate are repelled, leaving negative ions (ionized boron dopants) behind to form a <u>depletion region</u>.
- Positive charges are mirrored at the gate.
- No charge carriers (electrons or holes) in the channel, so no current flow.



 Higher V<sub>G</sub> further increases the width of the <u>depletion region</u>.







- When V<sub>G</sub> reaches a sufficiently positive value, a channel of electrons (<u>inversion</u> <u>layer</u>) is formed beneath the gate oxide.
- Electrons flow from "source" to "drain".
   Equivalently, current flows from "drain" to "source".
- The value of V<sub>G</sub> at which the inversion layer forms is the <u>threshold voltage (V<sub>TH</sub>)</u>.
- If V<sub>G</sub> rises further, the charges in the depletion region remain relatively constant, whereas the charges in the inversion layer increase rapidly.

Area = A & thickness = tox ( sitticon ) 60: 8.85×10 8/m Gr: 3.9

### I-V Characteristics for NMOS (Triode)



## I-V Characteristics for NMOS (Triode)



$$\int_{x=0}^{x=L_{eff}} I_{D} \cdot dx = \int_{V(0)=0}^{V(L)=V_{DS}} \mu_{n} C_{ox} W[V_{GS} - V_{TH} - V(x)] \cdot dV(x)$$


I<sub>D</sub>: constant along channel


$$I_{D} = \mu_{n} C_{ox} \frac{W}{L_{off}} [(V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^{2}]$$

$$I_{D} = 350 \frac{V}{\text{Leff}} \left[ (V_{GS} - V_{TH})V_{DS} - \frac{1}{2}V_{DS}^{2} \right]$$

$$\frac{1}{5}\mu M = \frac{W}{\text{Leff}} \left[ (V_{GS} - V_{TH})V_{DS} - \frac{1}{2}V_{DS}^{2} \right]$$


Ldrawn-2LD






### I-V Characteristics for NMOS (Triode)

$$\begin{split} I_{D} &= \mu_{n} C_{ox} \frac{W}{L_{eff}} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} {V_{DS}}^{2} \right] \\ I_{D,max} &= \frac{1}{2} \mu_{n} C_{ox} \frac{W}{L_{eff}} (V_{GS} - V_{TH})^{2} \quad \text{V}_{DS} = \text{V}_{GS} \cdot \text{V}_{TH} \end{split}$$




- For digital circuit, MOSFET, as a switch, usually operates in deep triode region.
- This is why reducing t<sub>ox</sub> and L<sub>eff</sub> can improve speed.

### I-V Characteristics for NMOS (Saturation)



- In reality, for V<sub>DS</sub> > V<sub>GS</sub> V<sub>TH</sub>, I<sub>D</sub> becomes relatively constant.
- $V_{DS} = V_{GS} V_{TH}$  is the minimum value for the NMOS to operate in saturation region.

### I-V Characteristics for NMOS (Saturation)



$$\int_{x=0}^{x=L'} I_{D} \cdot dx = \int_{V(0)=0}^{V(L')=V_{GS}-V_{TH}} \mu_{n} C_{ox} W[V_{GS}-V_{TH}-V(x)] \cdot dV(x)$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$$
L': the point at which  $Q_d$  drops to zero

I<sub>D</sub>: constant along channel

 $V_{GS} - V_{TH}$ : the overdrive voltage

Electron velocity ( $v = I_D / Q_d$ ) becomes tremendously high at the pinch off point  $(Q_d \rightarrow 0)$ , such that electrons shoot through the depletion region and arrive at the drain terminal.

## Channel-Length Modulation

$$I_{\rm D} = \frac{1}{2} \mu_{\rm n} C_{\rm ox} \frac{W}{L'} (V_{\rm GS} - V_{\rm TH})^2$$

$$L' = L_{eff} - \Delta L$$

$$\frac{1}{L'} = \frac{1}{L_{eff} - \Delta L} = \frac{1}{L_{eff}} \cdot \frac{1}{1 - \Delta L} \approx \frac{1}{L_{eff}} \cdot \left(1 + \frac{\Delta L}{L_{eff}}\right)$$

$$\begin{split} I_D &= \frac{1}{2} \mu_\text{n} C_\text{ox} \frac{W}{L_\text{eff}} (V_\text{GS} - V_\text{TH})^2 \bigg( 1 + \frac{\Delta L}{L_\text{eff}} \bigg) \\ &= \frac{1}{2} \mu_\text{n} C_\text{ox} \frac{W}{L_\text{eff}} (V_\text{GS} - V_\text{TH})^2 (1 + \lambda V_\text{DS}) \end{split}$$

n=0 means don't consider channel-length modulation

### Channel-Length Modulation

$$\mathbf{r_o} = \frac{\partial V_{DS}}{\partial I_D} = 1 / \frac{\partial I_D}{\partial V_{DS}}$$

$$= \frac{1}{\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \cdot \lambda}$$

$$\approx \frac{1}{I_D \cdot \lambda}$$

#### **NMOS vs PMOS**

