



# JOINT INSTITUTE

## 交大密西根学院


---

### FET

Ve311 Electronic Circuits (Fall 2020)


Dr. Chang-Ching Tu

# NMOS FET



- MOS = Metal-Oxide-Semiconductor
- FET = Field effect Transistor
- CMOS Technology keeps on reducing  $t_{ox}$  and  $L_{eff}$  (Moore's Law).
- Substrate (Body) of NMOS is generally connected to ground.
- See Chapter 17 for the introduction of CMOS fabrication technology.


Latest: TSMC 5 nm FinFET Technology



- CMOS = Complementary MOS
- Substrate (Body) of NMOS is generally connected to ground.
- N-well (Body) of PMOS is generally connected to  $V_{DD}$ .


# Layout

## NMOS




**p<sup>-</sup> substrate**

## PMOS




# Threshold Voltage ( $V_{TH}$ ) for NMOS

5




- $V_G = 0\text{ V}$
- No current flow




- As  $V_G$  increases from zero, holes in  $p$ -substrate are repelled, leaving negative ions (ionized boron dopants) behind to form a **depletion region**.
- Positive charges are mirrored at the gate.
- No charge carriers (electrons or holes) in the channel, so no current flow.

# Threshold Voltage ( $V_{TH}$ ) for NMOS

6



- Higher  $V_G$  further increases the width of the **depletion region**.




- When  $V_G$  reaches a sufficiently positive value, a channel of electrons (**inversion layer**) is formed beneath the gate oxide.
- Electrons flow from “source” to “drain”. Equivalently, current flows from “drain” to “source”.
- The value of  $V_G$  at which the inversion layer forms is the **threshold voltage ( $V_{TH}$ )**.
- If  $V_G$  rises further, the charges in the depletion region remain relatively constant, whereas the charges in the inversion layer increase rapidly.

Interface as n-type as the substrate is p-type

# I-V Characteristics for NMOS (Triode)

7



For  $V_{GS} \geq V_{TH}$

$$Q = -WL_{eff}C_{ox}(V_{GS} - V_{TH}) \quad (\text{unit: coulomb})$$

$$Q_d = -WC_{ox}(V_{GS} - V_{TH}) \quad (\text{unit: coulomb} \cdot \text{m}^{-1})$$


$C_{ox}$  (gate oxide capacitance per unit area)

$$= \epsilon_{\text{silicon oxide}} / t_{ox}$$

$$= [8.85 \times 10^{-12} \text{ (F/m)} \times 3.9] / t_{ox}$$

# I-V Characteristics for NMOS (Triode)

8



$$I_D = Q_d \times v = Q_d \times (\mu_n \mathcal{E}) = -WC_{ox}[V_{GS} - V_{TH} - V(x)] \times (\mu_n \mathcal{E}) \quad \mathcal{E} = -dV(x)/dx$$

$$= WC_{ox}[V_{GS} - V_{TH} - V(x)] \times \mu_n \times \frac{dV(x)}{dx}$$

$$\int_{x=0}^{x=L_{eff}} I_D \cdot dx = \int_{V(0)=0}^{V(L)=V_{DS}} \mu_n C_{ox} W [V_{GS} - V_{TH} - V(x)] \cdot dV(x)$$

$I_D$ : constant along channel


$$I_D = \mu_n C_{ox} \frac{W}{L_{eff}} [(V_{GS} - V_{TH})V_{DS} - \frac{1}{2} V_{DS}^2]$$



# I-V Characteristics for NMOS (Triode)

$$I_D = \mu_n C_{ox} \frac{W}{L_{eff}} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$I_{D,max} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L_{eff}} (V_{GS} - V_{TH})^2 \quad V_{DS} = V_{GS} - V_{TH}$$




$V_{DS} \ll 2(V_{GS} - V_{TH})$   
Deep triode region

$$R_{on} = \frac{1}{\mu_n C_{ox} \left( \frac{W}{L_{eff}} \right) (V_{GS} - V_{TH})}$$

- For digital circuit, MOSFET, as a switch, usually operates in deep triode region.
- This is why reducing  $t_{ox}$  and  $L_{eff}$  can improve speed.

# I-V Characteristics for NMOS (Saturation)



10



- In reality, for  $V_{DS} > V_{GS} - V_{TH}$ ,  $I_D$  becomes relatively constant.
- $V_{DS} = V_{GS} - V_{TH}$  is the minimum value for the NMOS to operate in saturation region.

# I-V Characteristics for NMOS (Saturation)

11



$$\int_{x=0}^{x=L'} I_D \cdot dx = \int_{V(0)=0}^{V(L')=V_{GS}-V_{TH}} \mu_n C_{ox} W [V_{GS} - V_{TH} - V(x)] \cdot dV(x)$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$$





$I_D$ : constant along channel

$L'$ : the point at which  $Q_d$  drops to zero

$V_{GS} - V_{TH}$ : the overdrive voltage

- Electron velocity ( $v = I_D / Q_d$ ) becomes tremendously high at the pinch off point ( $Q_d \rightarrow 0$ ), such that electrons shoot through the depletion region and arrive at the drain terminal.

# NMOS vs PMOS



# Channel-Length Modulation

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$$



$$L' = L_{eff} - \Delta L$$

$$\frac{1}{L'} = \frac{1}{L_{eff} - \Delta L} = \frac{1}{L_{eff}} \cdot \frac{1}{1 - \frac{\Delta L}{L_{eff}}} \approx \frac{1}{L_{eff}} \cdot \left(1 + \frac{\Delta L}{L_{eff}}\right)$$


$$\begin{aligned} I_D &= \frac{1}{2} \mu_n C_{ox} \frac{W}{L_{eff}} (V_{GS} - V_{TH})^2 \left(1 + \frac{\Delta L}{L_{eff}}\right) \\ &= \frac{1}{2} \mu_n C_{ox} \frac{W}{L_{eff}} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS}) \end{aligned}$$

# Channel-Length Modulation

$$\begin{aligned} r_o &= \frac{\partial V_{DS}}{\partial I_D} = 1 / \frac{\partial I_D}{\partial V_{DS}} \\ &= \frac{1}{\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \cdot \lambda} \\ &\approx \frac{1}{I_D \cdot \lambda} \end{aligned}$$

# Transconductance

- For the NMOS operating in the saturation region ( $V_{DS} \geq V_{GS} - V_{TH}$ ):








$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$$

- $\Delta V_{GS}$  results in  $\Delta I_D = g_m \times \Delta V_{GS}$ .

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})$$

$$= \sqrt{2 \mu_n C_{ox} \frac{W}{L'} I_D} = \frac{2 I_D}{V_{GS} - V_{TH}}$$

# Transconductance



- For a given NMOS,  $g_m$  changes according to the DC biasing condition.
- If a small signal is applied to a NMOS with defined biasing values, we assume the signal amplitude is small enough that the variation in  $g_m$  is negligible.



# Body Effect


$$V_{TH} = V_{TH0} + \gamma(\sqrt{|2\Phi_F + V_{SB}|} - \sqrt{|2\Phi_F|})$$

$$\Phi_F = \frac{kT}{q} \ln \frac{N_{sub}}{n_i} \quad \gamma = \frac{\sqrt{2q\epsilon_{Si}N_{sub}}}{C_{ox}}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L'} (V_{GS} - V_{TH})^2$$

# Body Effect


$$\begin{aligned}
 \mathbf{gmb} &= \frac{\partial I_D}{\partial V_{SB}} = \frac{\partial I_D}{\partial V_{TH}} \cdot \frac{\partial V_{TH}}{\partial V_{SB}} \\
 &= -\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) \cdot \frac{\partial V_{TH}}{\partial V_{SB}} \\
 &= -\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) \cdot \frac{\gamma}{2} \frac{1}{\sqrt{|2\Phi_F + V_{SB}|}} \\
 &= -\mathbf{gm} \cdot \boldsymbol{\eta}
 \end{aligned}$$




- $V_{GS}$  increases,  $I_D$  increases.
- $V_{SB}$  increases,  $V_{TH}$  increases and thus  $I_D$  decreases.

# Small-Signal Model for NMOS

$$\begin{aligned}
 V_d &= V_D + v_d \\
 V_g &= V_G + v_g \\
 V_s &= V_S + v_s
 \end{aligned}$$



 $I_D \downarrow$ 
 $i_d = g_m \cdot v_{gs} \uparrow i_d = g_{mb} \cdot v_{sb}$



# Small-Signal Model for PMOS


$$V_s = V_S + v_s$$

$$V_g = V_G + v_g$$

$$V_d = V_D + v_d$$



$I_D \downarrow$  (blue arrow)  
 $i_d \uparrow$  (green arrow)  
 $i_d \downarrow$  (red arrow)

$$i_d = g_m \cdot v_{gs} \quad i_d = g_{mb} \cdot v_{sb}$$




# Example

Sketch  $I_D$  as a function of  $V_X$  increasing from  $-\infty$  to 0. Assume  $V_{TH} = 0.6$  V,  $\gamma = 0.4$  V<sup>1/2</sup> and  $2\Phi_F = 0.7$  V.




Solution:




$$1.2 = 0.6 + 0.4(\sqrt{0.7 - V_X} - \sqrt{0.7}), V_X = -4.76 \text{ V.}$$

# Layout

## NMOS



## PMOS



- $W/L$  is chosen to determine  $g_m$ . Minimum  $L$  is dictated by the process.
- Design rules: (1) Poly-Si extends beyond the channel area by some amount. (2) Enough  $n^+$ ,  $p^+$  or poly-Si area surrounding each via. (3) Enough distance between two vias. (4) Many others.

# SPICE Model

## NMOS Model

<b>LEVEL = 1</b>	<b>VTO = 0.7</b>	<b>GAMMA = 0.45</b>	<b>PHI = 0.9</b>
<b>NSUB = 9e+14</b>	<b>LD = 0.08e-6</b>	<b>UO = 350</b>	<b>LAMBDA = 0.1</b>
<b>TOX = 9e-9</b>	<b>PB = 0.9</b>	<b>CJ = 0.56e-3</b>	<b>CJSW = 0.35e-11</b>
<b>MJ = 0.45</b>	<b>MJSW = 0.2</b>	<b>CGDO = 0.4e-9</b>	<b>JS = 1.0e-8</b>

## PMOS Model

<b>LEVEL = 1</b>	<b>VTO = -0.8</b>	<b>GAMMA = 0.4</b>	<b>PHI = 0.8</b>
<b>NSUB = 5e+14</b>	<b>LD = 0.09e-6</b>	<b>UO = 100</b>	<b>LAMBDA = 0.2</b>
<b>TOX = 9e-9</b>	<b>PB = 0.9</b>	<b>CJ = 0.94e-3</b>	<b>CJSW = 0.32e-11</b>
<b>MJ = 0.5</b>	<b>MJSW = 0.3</b>	<b>CGDO = 0.3e-9</b>	<b>JS = 0.5e-8</b>

- Simulators such as SPICE and Cadence need accurate models for each device.
- Above is the simplest MOS SPICE model, known as “Level 1,” and provide typical values for each parameter corresponding to 0.5-μm technology.

# NMOS vs PMOS in Performance

---

- PMOS devices are quite inferior to NMOS in most CMOS technology.
- Lower mobility of holes ( $\mu_p C_{ox} \approx 0.5 \mu_n C_{ox}$ ) yield lower current drive and conductance.
- NMOS exhibit higher output resistance, providing more ideal current sources and higher voltage gain.
- It is preferable to use NMOS rather than PMOS wherever possible.