




PCB



transistors.



NMOS FET



$$L_{eff} = L_{drawn} - 2L_D$$

- MOS = Metal-Oxide-Semiconductor
- FET = Field effect Transistor
- **CMOS** Technology keeps on reducing t_{ox} and L_{eff} (Moore's Law).
- Substrate (Body) of NMOS is generally connected to ground.
- See Chapter 17 for the introduction of CMOS fabrication technology.

Latest: TSMC 5 nm FinFET Technology

CMOS

Schematic Design

NMOS

Drain

Gate

G

S


B

Body


$\frac{W}{L} = \frac{10\mu m}{2\mu m}$

Source

PMOS



V_{DD}





NMOS and PMOS can share one p-Sub.

- CMOS = Complementary MOS (a fabrication technology)
- Substrate (Body) of NMOS is generally connected to ground.
- N-well (Body) of PMOS is generally connected to V_{DD} .

Layout

NMOS


PMOS





$$L_{\text{eff}} = L_{\text{drawn}} - 2LD = (2 \times 10^{-6}) - 2(0.08 \times 10^{-6})$$

Threshold Voltage (V_{TH}) for NMOS


5



- depletion region.*
- $V_G = 0\text{ V}$
 - No current flow




- As V_G increases from zero, holes in p -substrate are repelled, leaving negative ions (ionized boron dopants) behind to form a **depletion region**.
- Positive charges are mirrored at the gate.
- No charge carriers (electrons or holes) in the channel, so no current flow.




Threshold Voltage (V_{TH}) for NMOS

6




- Higher V_G further increases the width of the depletion region.





Threshold Voltage (V_{TH}) for NMOS

7



- When V_G reaches a sufficiently positive value, a channel of electrons (**inversion layer**) is formed beneath the gate oxide.
- Electrons flow from "source" to "drain". Equivalently, current flows from "drain" to "source".
- The value of V_G at which the inversion layer forms is the **threshold voltage (V_{TH})**.
- If V_G rises further, the charges in the depletion region remain relatively constant, whereas the charges in the inversion layer increase rapidly.





$$Q_1 = C V_1$$

$$= \frac{A(\epsilon_0 \epsilon_r)}{t_{ox}} V_1$$


C_{ox}

$$\epsilon_0: 8.85 \times 10^{-12} \text{ F/m}$$

$$\epsilon_r: 3.9$$

I-V Characteristics for NMOS (Triode)

9



For $V_{GS} \geq V_{TH} = 0.7V$

$$Q = -WL_{eff}C_{ox}(V_{GS} - V_{TH}) \quad (\text{unit: coulomb})$$

$$Q_d = -WC_{ox}(V_{GS} - V_{TH}) \quad (\text{unit: coulomb} \cdot \text{m}^{-1})$$

C_{ox} (gate oxide capacitance per unit area)

$$= \epsilon_{\text{silicon oxide}} / t_{ox}$$

$$= [8.85 \times 10^{-12} \text{ (F/m)} \times 3.9] / t_{ox}$$