VE370 HW6 周銷級 518021911039

I IF ID EX stage: IF Hush = ID Flush = Ex Flush = 0 Cause = X, EPC=X, MUX_Input=X, MUX_Sel=X

MEM stage: IF. Flush = ID. Flush = EX. Flush = 1

EPC = Address of sw +4, MUX_Sel = DI

Cause = the code of memory access exception.

MUX_Input = the address of handler of memory access exception.

2.W. I, J (2). A[J][I]

3. (1).

(2)

	Binary address	tag	index	Hit/Miss
4:	100	0	100	М
12:	1100	,	100	M
-33 ;	100001	100	001	M
6.	110	0	110	M
187:	10111011	10111	011	M
65.	1000001	(000	001	M
186:	10111010	[0]]]	010	M
19.	10011	10	011	M
1X	111101	1111	101	M
43.	101011	101	011	M
152.	10011000	10011	000	M
义 [3.	linnot	11(11	101	M

	Binary address	tag	index	Hit/Miss
4:	100	0	10	M
12:	1100	1	10	M
33;	100001	100	00	M
6.	110	0	[]	M
187:	10111011	10111	01	M
6 5.	1000001	1000	DO	M
186:	10111010	10111	DI	H
19.	10011	10	01	M
13	111101	1111	10	M
43:	101011	101	01	M
152.	10011000	10011	00	M
> 53.	lunot	11171	10	M

C2: 1 hit
$$(35+3) \times 11 + 3 = 421$$

Therefore, C2 is the best cache design

bit 11 to 7: index
$$\Rightarrow 2^5 = 32$$
 lines

		<i>5</i> 2			
(3),		Binary address	tag	index	Hit/Miss
	บ	0	0	00000	M
	4	100	0	00000	Н
	20	10100	0	00000	1-1
	136	10001000	0	00001	M
	232	11101000	0	00001	H
	164	10100100	D	00001	H
	10×4	10000000000	D	01000	M
	30	11110	0	10000	Н
	40	10001100	0	00001	Н
	3100	11000001100	0	11000	M
	176	10110000	0	00001	Н
	2180	10001000100	0	10001	M

O blocks are replaced.

(4) hit ratio =
$$\frac{7}{12}$$
 = 58.33%