```
IF address of lw $to, -4($sp)"
ID. 1F/DWrite.
     Instruction: 100011 11101 01000 111111111111100
EX: ReadData1: Reg[$SP]
    Read Data 2 : Reg [$ t0]
    RegWrite. 1
    MemTo Reg: 1
    MemWrite: 0
    MemRead: 1
    ALUOp: 00
    Reg Dst : 0
    ALUSrc. 1
    Sign Extend: IIII ..... 1100
    Rs. 11101
    Rt: 01000
    Rd: 11111
MEM: RegWrite: 1
      Mem To Reg. 1
      MemWrite: 0
      Mem Read: 1
       Result: Reg[$SP]-4
       WriteData: Reg[$t0]
      Regiotoo
WB: RegWrite: 1
     MemTo Reg: 1
     Reg. 0100
     Result: Reg[$sp]-4
     Mem Data: Mem [Reg[$sp]-4]
```

VE370 Hw 4 国领铷 518021911039

- 2(a).\$3 between L2 and L3 \$6 between L3 and L4.
 - (b). Hazards between L2 and L3, Hazards between L3 and L4.

LI: SW \$18, -12(\$8)

L2: lw \$3, 8 (\$18)

nop

nop

L3: add \$6, \$3, \$3 nop nop

L4: or \$8,\$9,\$6

8+4=12 clock cycles

(c). Hazards between L2 and L3.

L1: SW \$18, -12(\$8)

L2: lw \$3, 8 (\$18)

nop

nop

L3: add \$6, \$3, \$3

L4: or \$8, \$9, \$6

6+4=10 clock cycles

(d). Hazards between L2 and L3

L1: SW \$18, -12(\$8)

LZ: Lw \$3, 8 (\$18)

nop

L3: add \$6, \$3, \$3

L4: or \$8,\$9,\$6

5+4=9 clock cycles

- 3.0). Lov \$t0, Offs(Rs)

 bne Rt, \$t0, L1

 jr Rd

 L1:
 - (b). First, we can change the register file so that it can support reading three registers at one time.

Besides, we should pass the calculated signal in ID stage to MEM stage. In MEM stage, we should add a compartor to compare between RIRt] and MIRIRs]+Offs]. Besides, we should add a MUX in MEM stage to choose between the RIRd] and the calculated address from ID stage to be the new PC.

- (C). We must add begincontrol signal. If there is a begin instruction, it will be I otherwise it will be 0. Together with zero signal, it will help the MUX in MEM stage to choose between the calculated address and RERd].
- (d). It may introduce control hazards.

begm \$16, \$17, Offs (\$18)
nop

add \$19, \$20, \$21

Here is control hazards because we know new PC in MEM stage, which is 2 clock cycles later.

- 4. (a). There will be no problems with this MIPS.
 - (b). ICC.PCWrite=1, IF/DWrite=1, IDstall=0, MUXI=X, MUXZ=X

 2CC.PCWrite=1, IF/DWrite=1, IDstall=0, MUXI=X, MUXZ=X

 3CC.PCWrite=1, IF/DWrite=1, IDstall=0, MUXI=00, MUXZ=00

 4CC.PCWrite=1, IF/DWrite=1, IDstall=0, MUXI=10, MUXZ=00

 5CC.PCWrite=1, IF/DWrite=1, IDstall=0, MUXI=01, MUXZ=00
 - (C) new inputs: Rd from ID/Ex, the writeback register number from EX/MEM, Regwrite new outputs: no extra output needed.

For the first two instructions: Sub and lw. Since we don't have forwarding unit, \$6 is written back by sub in CCS. But lw will get \$6 in CC3 from register file. So we need to add nops between these two instructions.

Similarly, for the following instructions, we also need add nops.