VE370 Hw5 国貔貅 518021911039

- 1. (1). At the end of the 1D stage, there is a comparator compares [Rs] and [Rd] of the beq and generate signal Eq.. Also, Control unit produces branch signal. When they are both 1, we should use the branch address and set 17/1D. Flush=1. Otherwise, we can continue.
 - (2). MEM stage:

LN nop beg lw nop beg nop nop beg nop nop sov 14+4=18 CC

D stage.

lw nop nop beg lw nop nop beg nop sw 12+4=16 cc

Therefore 2 cc speed up.

- (3). R2 between line 1 and line 2 R3 between line 3 and line 4.
- (4). Forwarding path: EX/MEM. Write Data to comparator in the ID stage. condition: EX/MEM. Reg Write && EX/MEM. Reg! = 0 && EX/MEM. Rt == IF/ID. Rs

Forwarding path: MEM/WB. WriteData to comparator in the ID stage condition: MEM/WB. RegWrite && MEM/WB. Reg!=0 && MEM/WB. Reg==17/ID. Rs &&!(EX/MEM. RegWrite && EX/MEM. Reg!=0 && EX/MEM. Reg!=0 && EX/MEM. Reg!=0 && EX/MEM. Reg==17/ID. Rs)

- 2.(a). For mispredict always-taken, it will cause 2 extra stalls. $3\% \times (1-45\%) \times 2 = 0.33$
 - (b). If jump is determined in ID stage, for mispredict, it will cause I extra stall Also, branch determined in EX stage, no data hazards, no delay slots used.


3.	decision	value	~a1+
) .	_	•	result -
	T	00	F
	NT	01	T
	NT	00	T
	T	00	F
	T	01	F
	T	10	T
	T	11	T
	NT	11	F
	T	10	Т
	NT	11	F
	NT	10	F
	T	01	F
	T	10	T
	T	()	T
	T	()	T
	NT	()	F

Assume oo: strong not taken

01: Not taken

10: taken

11: strong taken



We can find that accuracy = 50%