

COMPUTER ORGANIZATION AND DESIGN


The Hardware/Software Interface

Topic 11

Memory Hierarchy


- Cache (1)

MIPS Pipeline Architecture



Static RAM (SRAM)


- When Sel = 1, Data is stored and retained in the SRAM cell by the feedback loop
- When Sel = 1, Data can be read out on the same port
- Point A is driven by both the Data transistor and the smaller inverter, but the Data transistor wins because the inverter is implemented using a weak transistor






Dynamic RAM (DRAM)

- Write: turn on word line, charge capacitor through pass transistor by bit line
- Read: charge bit line halfway between high and low, turn on word line, then sense the voltage change on bit line
 - 1 if voltage increases
 - 0 if voltage decreases



Memory

Typical memory organization






Memory Technology

- Static RAM (SRAM)
 - 0.5ns 2.5ns, \$2000 \$5000 per GB
- Dynamic RAM (DRAM)
 - 50ns 70ns, \$20 \$75 per GB
- Magnetic disk
 - 5ms 20ms, \$0.20 \$2 per GB
- Ideal memory
 - Access time of SRAM
 - Capacity and cost of disk




Memory Hierarchy





MIPS Pipeline Architecture



Principle of Locality

- Programs access a small proportion of their address space at any time
- Temporal locality
 - Items that are accessed recently are likely to be accessed again soon
 - e.g., instructions in a loop
- Spatial locality
 - Items near those that are accessed recently are likely to be accessed soon
 - E.g., sequential instruction access, array data




Principle of Memory Access

- Taking Advantage of Locality
- If a word of data/instruction is referenced
 - Copy this recently accessed word (temporal locality) and nearby items (spatial locality) together as a block from lower level memory to higher level memory (Hard Drive to Main memory or Main memory to Cache)



Access the Memory Hierarchy



Concepts:

- Block (aka line)
 - Unit of data referencing to take advantage of temporal and spatial locality
 - May be one or multiple words
 - Block also has an address



Block, Word, Byte Addresses

Byte address vs. word address (assume 16-bit address)

Example: one word has 4 bytes

Byte offset

Word number (word address)

	Byte Address	Contents			
	1111_1111_0000_00	Byte 1			
	1111_1111_0000_00	01		Byte 2	
	1111_1111_0000_00	10		Byte 3	
	1111_1111_0000_00	11		Byte 4	
14 bits 2 bits					

Word address vs. block address (block number)

Example: one block has 2 words (8 bytes)


Word offset

Block number (Block address)

	Contents			
	1111_1111_0000_0	Word 1		
	1111_1111_0000_0	1		Word 2



Access the Memory Hierarchy




Concepts:

- Hit
 - If accessed data is present in upper level, access satisfied by upper level
 - Hit rate: hits/accesses
- Hit time: time to access a memory including
 - Time to determine whether a hit or miss
 - Time to pass block to requestor



Access the Memory Hierarchy



Concepts:

- Miss
 - If accessed data is absent
 - Block copied from lower to higher level
 - Then accessed data supplied from upper level
 - Time taken: miss penalty
 - Miss rate: misses/accesses
 - = 1 hit rate



Miss Penalty

- Miss (time) penalty
 - Time to fetch a block from lower level upon a miss including
 - Time to access the block
 - Time to transfer it between levels
 - Time to overwrite the higher level block
 - Time to pass block to requestor



Cache Miss

Assume a cache with 1-word blocks X₁, ..., X_{n-1}.
 Now CPU requests X_n

X ₄
X ₁
X _{n-2}
X _{n-1}
X ₂
X ₃

X_4
X ₁
X_{n-2}
X _{n-1}
X_2
X_n
X ₃

- a. Before the reference to X_n
- b. After the reference to X_n

- Miss. Then X_n is brought in from lower level
- But
 - How do we know if there is a hit or miss?
 - Where do we look?


Direct Mapped Cache

- Direct mapped cache: each memory location corresponds to one choice in cache
- How to map?
- Location of a block in cache is determined by address of the requested word
 - Given word address, we can get block address (block number)
 - Cache location (or cache block index) =
 (Block address in memory) % (Number of blocks in cache) =
 lower log₂(Number of blocks in cache) bits of block address
- Multiple memory locations correspond to one block in cache – n-to-1 mapping



Direct Mapped Cache

- Number of blocks in a cache is a power of 2
- Low-order bits of block address in memory = cache index




Tags in Cache

- How do we know which block of data is present in cache since it's n-to-1 mapping?
 - Store part of block address together with the data when the data is copied to higher level
 - Only need to store the high-order bits of memory block address, excluding the lower log₂(Number of blocks in cache) bits of block address
 - Called tag



Direct Mapped Cache Example

- 8-block cache
- 1 word per block (word address = block address)





Valid Bits in Cache

- Waste searching time if there is no valid data in a location
 - Valid bit: 1 = present, 0 = not present
 - Initially 0 (N), to improve search speed



Cache Example 1

- 8-block cache
- 1 word per block (word address = block address)
- direct mapped
- Assuming 7-bit byte addresses

				1 word per block
	Index	V	Tag	Data
	000	N		
	001	N		
	010	N		
8 blocks	011	N		
o blocks	100	N		
	101	N		
	110	N		
	111	N		

Word address without byte offset 00

lw R1 ← mem [22]

Requested Block (word) Hit/miss Cache block

10110 00 10 110 Miss 110

		Index	V	Tag	Data
Word addr (22)	Byte offset	000	N		
	offset	001	N		
		010	N		
		011	N		
		100	N		
	NAioo	101	N		
	Miss	110	N		
		111	N		



Cache Miss

- On cache hit, CPU proceeds normally
- On cache miss
 - Stall the CPU pipeline
 - Using processor control unit and a cache controller
 - Freezes registers and waits for memory
 - Fetch block from next level of hierarchy



lw R1 ← mem[22]							
Requested mem addr	Block (word) Addr	Hit/miss	Cache block				
10110 00	10 110	Miss	110				

byte offset 00 are omitted

Index	V	Tag	Data
000	Ν		
001	Ν		
010	Ζ		
011	N		
100	Z		
101	N		
110	Υ	10	0x05ACF011
111	N		

 Word Addr
 Data

 00000(0)
 0x81230431

 00001(1)
 0xABCD3305

 ...
 ...

 10101(21)
 0x12345678

 10110(22)
 0x05ACF011

 ...
 ...

 11110(30)
 0x00000000

 11111(31)
 0x00000000



Main memory

lw R2 ←	mem[26]		
Requested mem addr	Block (word) Addr	Hit/miss	Cache block
11010 00	11 010	Miss	010


Index	V	Tag	Data
000	Z		
001	Z		
010	Y	11	0x5DC60007
011	Ν		
100	N		
101	N		
110	Υ	10	0x05ACF011
111	N		

Word Addr	Data
00000 (0)	0x81230431
00001 (1)	0xABCD3305
10101 (21)	0x12345678
10110 (22)	0x05ACF011
11010 (26)	0x5DC60007
11110 (30)	0x00000000
11111 (31)	0x00000000

Cache memory

Main memory

	Requested mem addr	Block (word) Addr	Hit/miss	Cache block
lb R3 ← mem[22]byte1	10110 01	10 110	Hit	110
sw R4 → mem[26]	11010 00	11 010	Hit	010



Hit due to temporal locality

Paguastad P				ok (word)	Hit/miss	Cache		Word Addr	Data
Requested mem Addr			Block (word) Addr		1111/111155	block		00000(0)	0x81230431
1000000(lw)			10 000		Miss	000		00001(1)	0xABCD3305
0001100(sw R5)			00 011		Miss	011		00010(2)	0xFFFF0001
1000000(lw)			10 000		Hit	000		00011(3)	0xFFFF0002
					_ ,				
Index	V	Ta	ag		Data			10000(16)	0x8765ABCD
000	Υ	1	0	0x8	765ABCD	4			
001	N							10101(21)	0x12345678
010	Υ	1	1				10110(22)	0x05ACF011	
011	Υ	0	0	0xFFF	F0002 → (F	R5)		•••	
100	N							11010(26)	0x5DC60007
101	N								
110	Υ	1	0	0x0	5ACF011			11110(30)	0x00000000
111	N							11111(31)	0x00000000

						_	_	
	ested	Bloc	k (word)	Hit/miss	Cache	e W	ord Addr	Data
mem	Addr	P	Addr		block		00000(0)	0x81230431
1001000(lw) 10 010			Miss	010		00001(1)	0xABCD3305	
Currently acquiried by Mars [20]							00010(2)	0xFFFF0001
		Currently occupied by Mem[26]					00011(3)	0xFFFF0002
Index	V	Tag		Data				
000	Υ	10	0x8	0x8765ABCD			0000(16)	0x8765ABCD
001	N					1	0001(17)	0x12345678
010	Υ	10	(R4)	R4)→0x0000FF00			0010(18)	0 x0000FF00
011	Υ	00	0xFFI	FF0002→(R5)				
100	N					1	11010(26)	0x5DC60007
101	N							
110	Υ	10	0x	05ACF01	1		11110(30)	0x00000000
111	N						11111(31)	0x00000000

