# inst.eecs.berkeley.edu/~cs61c CS61C: Machine Structures

# Lecture 10 – RISC-V Instruction Representation I


# Instructors Dan Garcia and Bora Nikolic 2018-09-14



If you missed it...

Apple A12 Bionic chip has been announced, has 6 ARM processor cores, a GPU and a 'neural engine' with 5 TOPS/s

...totaling 6.9 billion transistors in 7nm







#### Review

- We have covered quite a bit so far
- Can go from C to RISC-V assembly
  - All RISC-V registers
  - Arithmetic, logical, decision, branches/jumps
  - Function calls
  - Stack is your friend use it effectively
- Today, we will move toward understanding the processor operation



# Levels of Representation/Interpretation







#### Big Idea:

# **Stored-Program Computer**


First Draft of a Report on the EDVAC
by
John von Neumann
Contract No. W–670–ORD–4926
Between the
United States Army Ordnance Department and the
University of Pennsylvania
Moore School of Electrical Engineering
University of Pennsylvania
June 30, 1945

- Instructions are represented as bit patterns can think of these as numbers
- Therefore, entire programs can be stored in memory to be read or written just like data
- Can reprogram quickly (seconds), don't have to rewire computer (days)
- Known as the "von Neumann" computers after widely distributed tech report on EDVAC project
  - Wrote-up discussions of Eckert and Mauchly
    - **Anticipated earlier by Turing and Zuse**

CS61C L10 RISC-V Formats I 5

#### EDSAC (Cambridge, 1949)

First General Stored-Program Electronic Computer



CS61C L10 RISC-V Formats I 6 Garcia, Nikolić, Fall 2018 © UCB

# **Consequence #1: Everything Has a Memory Address**

- Since all instructions and data are stored in memory, everything has a memory address: instructions, data words
  - Both branches and jumps use these
- C pointers are just memory addresses: they can point to anything in memory
  - Unconstrained use of addresses can lead to nasty bugs; avoiding errors up to you in C; limited in Java by language design
- One register keeps address of instruction being executed: "Program Counter" (PC)
  - Basically a pointer to memory
  - Intel calls it Instruction Pointer (IP)





# **Consequence #2: Binary Compatibility**

- Programs are distributed in binary form
  - Programs bound to specific instruction set
  - Different version for phones and PCs
- New machines want to run old programs ("binaries") as well as programs compiled to new instructions
- Leads to "backward-compatible" instruction set evolving over time
- Selection of Intel 8088 in 1981 for 1st IBM PC is major reason latest PCs still use 80x86 instruction set; could still run program from 1981 PC today



# Instructions as Numbers (1/2)

- Most data we work with is in words (32-bit chunks):
  - Each register is a word
  - •1w and sw both access memory one word at a time
- •So how do we represent instructions?
  - •Remember: Computer only understands 1s and 0s, so assembler string "add x10,x11,x0" is meaningless to hardware
  - •RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
    - Same 32-bit instructions used for RV32, RV64, RV128

# Instructions as Numbers (2/2)

- One word is 32 bits, so divide instruction word into "fields"
- Each field tells processor something about instruction
- We could define different fields for each instruction, but RISC-V seeks simplicity, so define six basic types of instruction formats:
  - R-format for register-register arithmetic operations
  - I-format for register-immediate arithmetic operations and loads
  - S-format for stores
  - B-format for branches (minor variant of S-format, called SB before)
  - U-format for 20-bit upper immediate instructions
  - J-format for jumps (minor variant of U-format, called UJ before)




#### **Administrivia**

- This week's Lab is project workday
  - Lab 3: RISC-V (what would have been this week's lab) has been pushed back one week so you can get checked off with extra credit during the first hour next week
- Do NOT put your code in public GitHubs!




# **R-Format Instruction Layout**



- •32-bit instruction word divided into six fields of varying numbers of bits each: 7+5+5+3+5+7 = 32
- Examples
  - opcode is a 7-bit field that lives in bits 6-0 of the instruction
  - •rs2 is a 5-bit field that lives in bits 24-20 of the instruction



# R-Format Instructions opcode/funct fields



- opcode: partially specifies what instruction it is
  - Note: This field is equal to 0110011<sub>two</sub> for all R-Format register-register arithmetic instructions
- •funct7+funct3: combined with opcode, these two fields describe what operation to perform
- Question: You have been professing simplicity, so why aren't opcode and funct7 and funct3 a single 17-bit field?
  - We'll answer this later



# **R-Format Instructions register specifiers**

31	25 24	20	19 15	14 12	11	76 0
funct7		rs2	rs1	funct3	rd	opcode
7		5	5	3	5	7

- <u>rs1</u> (Source Register #1): specifies register containing first operand
- •rs2 : specifies second register operand
- <u>rd</u> (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (x0-x31)



# **R-Format Example**

# •RISC-V Assembly Instruction:

add x18, x19, x10

31 25	24 20	19 15	14 12	11 7	<u> </u>
funct7	rs2	rs1	funct3	rd	opcode
7	 5	5	3	5	<u> </u>

00000	01010	10011	000	10010	0110011
-------	-------	-------	-----	-------	---------

add

rs2=10 rs1=19

add

rd=18 Reg-Reg OP



#### **All RV32 R-format instructions**

а	0110011	rd	000	rs1	rs2	0000000
s	0110011	rd	000	rs1	rs2	0100000
s	0110011	rd	001	rs1	rs2	0000000
s	0110011	rd	010	rs1	rs2	0000000
s	0110011	rd	011	rs1	rs2	0000000
x	0110011	rd	100	rs1	rs2	0000000
S	0110011	rd	101	rs1	rs2	0000000
S	0110011	rd	101	rs1	rs2	0100000
O	0110011	rd	110	rs1	rs2	0000000
a	0110011	rd	1,11	rs1	rs2	0000000
ā		1	1			

add
sub
sll
slt
sltu
xor
srl
sra
or
and

Different encoding in funct7 + funct3 selects different operations Can you spot two new instructions?

CS61C L10 RISC-V Formats I 16

Garcia, Nikolić, Fall 2018 © UCB

#### **Peer Instruction**

# What is correct encoding of add x4, x3, x2?

- 1) 4021 8233<sub>hex</sub>
- 2) 0021 82b3<sub>hex</sub>
- 3) 4021 82b3<sub>hex</sub>
- 4) 0021 8233<sub>hex</sub>
- 5) 0021 8234<sub>hex</sub>

	31 25	24 20	19 15	14 12	11 7	6 (	<u>)</u>
	0000000	rs2	rs1	000	rd	0110011	add
	0100000	rs2	rs1	000	rd	0110011	sub
	0000000	rs2	rs1	100	rd	0110011	xor
	0000000	rs2	rs1	110	rd	0110011	or
	0000000	rs2	rs1	111	rd	0110011	and
_		-			=	-	

Garcia, Nikolić, Fall 2018 © UCB

#### **I-Format Instructions**

- •What about instructions with immediates?
  - •5-bit field only represents numbers up to the value 31: immediates may be much larger than this
  - •Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise
- Define new instruction format that is mostly consistent with R-format
  - Notice if instruction has immediate, then uses at most 2 registers (one source, one destination)



# **I-Format Instruction Layout**

<u>3:</u>	L	25 24	20	19	15 14	12	11	7 6	0
	functin	m[11:	0 <b>1</b> s2	rs1	fı	ınct3	rd	opcode	j
	7	12	5	5		3	5	7	

- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range [-2048<sub>ten</sub>, +2047<sub>ten</sub>]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits



# **I-Format Example**

# RISC-V Assembly Instruction:

addi x15,x1,-50

31	2	19	15	14 12	11	76 0
	imm[11:0]	r	rs1	funct3	rd	opcode
	12		5	3	5	7

111111001110	00001	000	01111	0010011
imm=-50	rs1=1	add	rd=15	OP-Imm



#### **All RV32 I-format Arithmetic Instructions**

			ſ		
imm[1	1:0]	rs1	000	rd	0010011
imm[1	1:0]	rs1	010	rd	0010011
imm[11:0] imm[11:0]		rs1	011	rd	0010011
		rs1	100	rd	0010011
imm[1	imm[11:0] imm[11:0]		110	rd	0010011
imm[1			111	rd	0010011
0000000	shamt	rs1	001	rd	0010011
900000	shamt	rs1	101	rd	0010011
01,00000	shamt	rs1	101	rd	0010011

addi
slti
sltiu
xori
ori
andi
slli
srli
srai

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)



### **Load Instructions are also I-Type**

31	20 19	15	14 12	11	7 6 0
imm[11:0]		rs1	funct3	rd	opcode
12		5	3	5	7
offset[11:0]	þ	ase	width	dest	LOAD

- •The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
  - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd



# **I-Format Load Example**

# RISC-V Assembly Instruction:

1w x14, 8(x2)

31		20 19	15	14	12	11	7	6	0
	imm[11:0]		rs1	fun	ct3	ro	1	opcode	
	12		5	•	3	5		7	
	offset[11:0]		base	wi	dth	des	t	LOAD	
	00000001000	(	0010	01	_0	011	10	0000011	
	imm=+8	r	s1=2	1.	W	rd=	:14	LOAD	
	(load word)								



#### **All RV32 Load Instructions**

imm[11:0]	rs1	000	rd	0000011	] lb
imm[11:0]	rs1	010	rd	0000011	lh
imm[11:0]	rs1	011	rd	0000011	lw
imm[11:0]	rs1	100	rd	0000011	lbu
imm[11:0]	rs1	110	rd	0000011	lhu

LBU is "load unsigned byte"

funct3 field encodes size and 'signedness' of load data

- LH is "load halfword", which loads 16 bits (2 bytes) and sign-extends to fill destination 32-bit register
- LHU is "load unsigned halfword", which zero-extends 16 bits to fill destination 32-bit register

 There is no LWU in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

CS61C L10 RISC-V Formats I 24

#### **S-Format Used for Stores**

	31 25	24 20	19 15	14 1	2 11 7	6 0
	Imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode
	7	5	5	3	5	7
(	offset[11:5	] src	base	width	offset[4:0	] STORE

- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, no rd!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
  - register names more critical than immediate bits in hardware design

CS61C L10 RISC-V Formats I 25

Garcia, Nikolić, Fall 2018 © UCB

# **S-Format Example**

# RISC-V Assembly Instruction:

sw x14, 8(x2)

	31	25 2	4 20	19 15	14 1	2 11 7	7 6	0
	Imm[11:5]	]	rs2	rs1	funct3	imm[4:0]	opcode	
	7		5	5	3	5	7	
(	offset[11	:5]	src	base	width	offset[4:0	] STORE	

000000	01110	00010	010	01000	0100011





0000000 01000

combined 12-bit offset = 8

#### **All RV32 Store Instructions**

] si	0100011	imm[4:0]	000	rs1	rs2	Imm[11:5]
] s	0100011	imm[4:0]	001	rs1	rs2	Imm[11:5]
$igg]_{\mathbf{S}^{'}}$	0100011	imm[4:0]	010	rs1	rs2	Imm[11:5]

sh

width

Store byte, halfword, word



# **Summary of RISC-V Instruction Formats**

3	31 25	24 20	19 15	14 12	11 7	7 6	0
	funct7	rs2	rs1	funct3	rd	opcode	R-type
-							
	imm[]	1:0]	rs1	funct3	rd	opcode	I-type
-							
ſ	'F11 F1	<u> </u>	1	5	1	T	
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type

• Still to come: B-type, U-type, J-type



#### "And in Conclusion..."

- Simplification works for RISC-V: Instructions are same size as data word (one word) so that they can use the same memory.
- Computer actually stores programs as a series of these 32-bit numbers.
- •RISC-V Machine Language Instruction: 32 bits representing a single instruction
  - We covered R-type, I-type and S-type instructions

