

# JEDEC STANDARD

---

## Low Power Double Data Rate 3 (LPDDR3)

---

### JESD209-3B

(Revision of JESD209-3A, August 2013)

AUGUST 2013

---

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



**SPECIAL DISCLAIMER:** JEDEC has received information that certain patents or patent applications may be essential to this standard. However, as of the publication date of this standard, no statements regarding an assurance or refusal to license such patents or patent applications have been provided. Contact JEDEC for further information.

JEDEC does not make any determination as to the validity or relevancy of such patents or patent applications. Anyone making use of the standard assumes all liability resulting from such use. JEDEC disclaims any representation or warranty, express or implied, relating to the standard and its use.

## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2013  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be  
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.

# Special Disclaimer

JEDEC has received information that certain patents or patent applications may be essential to this standard. However, as of the publication date of this standard, no statements regarding an assurance or refusal to license such patents or patent applications have been provided. Contact JEDEC for further information.

JEDEC does not make any determination as to the validity or relevancy of such patents or patent applications. Anyone making use of the standard assumes all liability resulting from such use. JEDEC disclaims any representation or warranty, express or implied, relating to the standard and its use.

## Contents

	Page
<b>1 Scope</b>	<b>1</b>
<b>2 Package ballout &amp; Pin Definition</b>	<b>2</b>
2.1 POP FBGA Ball-outs	2
2.1.1 216-ball 12mm x 12mm 0.4mm Pitch Dual-Channel POP FBGA (top view) Using Variation VCCCDDB for MO-273	2
2.1.2 216-ball 12mm x 12mm 0.4mm Pitch Single Channel A POP FBGA (top view) Using Variation VCCCDDB for MO-273	3
2.1.3 216-ball 12mm x 12mm 0.4mm Pitch Single Channel B POP FBGA (top view) Using Variation VCCCDDB for MO-273	4
2.1.4 256-ball 14mm x 14mm 0.4mm Pitch Dual-Channel POP FBGA (top view) Using Variation VEECDDB for MO-273	5
2.1.5 256-ball 14mm x 14mm 0.4mm Pitch Single Channel-A POP FBGA (top view) Using Variation VEECDDB for MO-273	6
2.1.6 168-ball 12 mm x 12 mm 0.5 mm pitch single channel x32 POP with optional eMMC using Variation VCCBCB for MO-273	7
2.2 FBGA Package Ball-outs	8
2.2.1 253-Ball 0.5mm Pitch Discrete Dual-Channel FBGA (top view) Using Variation EA for MO-276	8
2.2.2 178-Ball Discrete Single-Channel FBGA (top view) Using Variation AA for MO-311	9
2.2.3 346-ball 0.5mm Pitch Dual-Channel Multi-Chip Package (MCP) FBGA (top view) Using Variation AP for MO-276	10
2.2.4 221-ball 0.5 mm Pitch Multi-Chip Package LPDDR3 x32+eMMC/NAND MCP using Variation EB for MO276	11
2.3 LPDDR3 Pad Sequence	12
2.4 LPDDR3 Pad Definition and Description	13
<b>3 LPDDR3 Functional Description</b>	<b>14</b>
3.1 LPDDR3 SDRAM Addressing	14
3.2 Simplified LPDDR3 State Diagram	14
3.3 Power-up, Initialization, and Power-off	16
3.3.1 Voltage Ramp and Device Initialization	16
3.3.2 Power-off Sequence	18
3.4 Mode Register Definition	20
3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM	20
<b>4 LPDDR3 Command Definitions and Timing Diagrams</b>	<b>30</b>
4.1 Activate Command	30
4.1.1 8-Bank Device Operation	30
4.2 LPDDR3 Command Input Signal Timing Definition	31
4.2.1 LPDDR3 CKE Input Setup and Hold Timing	32
4.3 Read and Write access modes	32
4.4 Burst Read Operation	33
4.5 Burst Write Operation	36
4.5.1 tWPRECalculation	37
4.5.2 tWPST Calculation	38
4.6 Write Data Mask	40
4.7 Precharge Operation	40
4.7.1 Burst Read operation followed by Precharge	41
4.7.2 Burst Write followed by Precharge	42

## Contents

---

4.7.3	Auto Precharge operation	42
4.8	Refresh command	45
4.8.1	Refresh Requirements	47
4.9	Self Refresh operation	49
4.9.1	Partial Array Self-Refresh (PASR)	50
4.10	Mode Register Read (MRR) Command	52
4.10.1	Temperature Sensor	53
4.10.2	DQ Calibration	55
4.11	Mode Register Write (MRW) Command	56
4.11.1	Mode Register Write	57
4.11.2	Mode Register Write ZQ Calibration Command	58
4.11.3	Mode Register Write - CA Training Mode	60
4.11.4	Mode Register Write - WR Leveling Mode	62
4.12	On-Die Termination	63
4.12.1	ODT Mode Register	63
4.12.2	Asynchronous ODT	63
4.12.3	ODT During Read Operations (RD or MRR)	63
4.12.4	ODT During Power Down	64
4.12.5	ODT During Self Refresh	64
4.12.6	ODT During Deep Power Down	64
4.12.7	ODT During CA Training and Write Leveling	64
4.13	Power-down	66
4.14	Deep Power-Down	71
4.15	Input clock stop and frequency change	72
4.16	No Operation command	73
4.17	Truth tables	74
4.17.1	Command Truth Table	74
4.17.2	CKE Truth Table	76
4.17.3	State Truth Tables	77
<b>5</b>	<b>Absolute Maximum Ratings</b>	<b>81</b>
5.1	Absolute Maximum DC Ratings	81
<b>6</b>	<b>AC &amp; DC Operating Conditions</b>	<b>82</b>
6.1	Recommended DC Operating Conditions	82
6.2	Input Leakage Current	82
6.3	Operating Temperature Range	82
<b>7</b>	<b>AC and DC Input Measurement Levels</b>	<b>83</b>
7.1	AC and DC Logic Input Levels for Single-Ended Signals	83
7.1.1	AC and DC Input Levels for Single-Ended CA and CS <sub>n</sub> Signals	83
7.1.2	AC and DC Input Levels for CKE	83
7.1.3	AC and DC Input Levels for Single-Ended Data Signals	83
7.2	V <sub>ref</sub> Tolerances	84
7.3	Input Signal	85
7.4	AC and DC Logic Input Levels for Differential Signals	86
7.4.1	Differential signal definition	86
7.4.2	Differential swing requirements for clock (CK <sub>t</sub> - CK <sub>c</sub> ) and strobe (DQS <sub>t</sub> - DQS <sub>c</sub> )	86
7.4.3	Single-ended requirements for differential signals	87
7.5	Differential Input Cross Point Voltage	89
7.6	Slew Rate Definitions for Single-Ended Input Signals	90

## Contents

7.7	Slew Rate Definitions for Differential Input Signals .....	90
<b>8</b>	<b>AC and DC Output Measurement Levels .....</b>	<b>91</b>
8.1	Single Ended AC and DC Output Levels .....	91
8.2	Differential AC and DC Output Levels .....	91
8.3	Single Ended Output Slew Rate .....	92
8.4	Differential Output Slew Rate .....	93
8.5	Overshoot and Undershoot Specifications .....	94
8.6	Output buffer characteristics .....	95
8.6.1	HSUL_12 Driver Output Timing Reference Load .....	95
8.7	RONPU and RONPD Resistor Definition .....	95
8.7.1	RONPU and RONPD Characteristics with ZQ Calibration .....	96
8.7.2	Output Driver Temperature and Voltage Sensitivity .....	96
8.7.3	RONPU and RONPD Characteristics without ZQ Calibration .....	97
8.7.4	RZQ I-V Curve .....	98
8.7.5	ODT Levels and I-V Characteristics .....	100
<b>9</b>	<b>Input/Output Capacitance .....</b>	<b>101</b>
9.1	Input/Output Capacitance Tables .....	101
<b>10</b>	<b>IDD Specification Parameters and Test Conditions .....</b>	<b>102</b>
10.1	IDD Measurement Conditions .....	102
10.2	IDD Specifications 104	
<b>11</b>	<b>Electrical Characteristics and AC Timing .....</b>	<b>108</b>
11.1	Clock Specification 108	
11.1.1	Definition for tCK(avg) and nCK .....	108
11.1.2	Definition for tCK(abs) .....	108
11.1.3	Definition for tCH(avg) and tCL(avg) .....	108
11.1.4	Definition for tJIT(per) .....	108
11.1.5	Definition for tJIT(cc) .....	109
11.1.6	Definition for tERR(nper) .....	109
11.1.7	Definition for duty cycle jitter tJIT(duty) .....	109
11.1.8	Definition for tCK(abs), tCH(abs) and tCL(abs) .....	110
11.2	Period Clock Jitter 110	
11.2.1	Clock period jitter effects on core timing parameters (tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW ) .....	110
11.2.2	Clock jitter effects on Command/Address timing parameters (tISCA, tIHCA, tISCS, tIHCS, tISCKE, tIHCKE, tISb, tIHb, tISCKEb, tIHCKEb) .....	111
11.2.3	Clock jitter effects on Read timing parameters .....	111
11.2.4	Clock jitter effects on Write timing parameters .....	111
11.3	LPDDR3 Refresh Requirements by Device Density .....	113
11.4	AC Timing .....	114
11.5	CA and CS_n Setup, Hold and Derating .....	121
11.6	Data Setup, Hold and Slew Rate Derating .....	127
<b>Annex A (informative) Recognition page</b>		<b>133</b>
<b>Annex B (informative) Differences between revisions</b>		<b>134</b>





**LOW POWER DOUBLE DATA RATE 3 SDRAM (LPDDR3)**

(From JEDEC Board ballot JCB-13-54, formulated under the cognizance of the JC-42.6 Subcommittee on Low Power Memory.)

---

**1 Scope**

---

This document defines the LPDDR3 standard, including features, functionalities, AC and DC characteristics, packages, and ball/signal assignments. The purpose of this specification is to define the minimum set of requirements for JEDEC compliant 4 Gb through 32 Gb for x16 and x32 SDRAM devices. This document was created using aspects of the following standards: DDR2 (JESD79-2), DDR3 (JESD79-3), LPDDR (JESD209), and LPDDR2 (JESD209-2). Each aspect of the standard was considered and approved by committee ballot(s). The accumulation of these ballots was then incorporated to prepare the LPDDR3 standard.

2 Package ballout & Pin Definition

2.1 POP FBGA Ball-outs

2.1.1 216-ball 12mm x 12mm 0.4mm Pitch Dual-Channel POP FBGA (top view) Using Variation VCCCD for MO-273

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
A	DNU	VSS	VDD2	DQ30_a	DQ29_a	VSS	DQ26_a	DQ25_a	VSS	DQS3_c_a	VSS	DQ14_a	DQ13_a	VSS	VDD1	VDD2	DQ11_a	DQ10_a	DQ9_a	DQS1_t_a	DM_1_a	VDDQ	DQS0_t_a	DQ7_a	DQ6_a	DQ4_a	DQ3_a	VSS	DNU
B	VSS	NC	DQ31_a	VDDQ	DQ28_a	DQ27_a	VDDQ	DQ24_a	VDDQ	DQS3_t_a	DM3_a	DQ15_a	VDDQ	VSS	Vref(DQ)_a	VDD2	DQ12_a	VDDQ	DQ8_a	DQS1_c_a	VSS	DM_0_a	DQS0_c_a	VSS	VDDQ	DQ5_a	DQ2_a	NC	VSS
C	VDD1	DQ18_b																										VDD1	VDD2
D	DQ17_b	VDDQ																										DQ1_a	VDDQ
E	DQ18_b	DQ19_b																										VSS	DQ0_a
F	VSS	DQ20_b																										DM2_a	VDDQ
G	DQ21_b	VDDQ																										DQS2_t_a	DQS2_c_a
H	DQ22_b	DQ23_b																										VSS	DQ23_a
J	VSS	VDDQ																										VDDQ	DQ22_a
K	DQS2_c_b	DQS2_t_b																										DQ20_a	DQ21_a
L	DM2_b	DQ0_b																										DQ19_a	VSS
M	DQ1_b	VSS																										VDDQ	DQ18_a
N	DQ2_b	VDD1																										DQ16_a	DQ17_a
P	VSS	VSS																										VDD2	VDD1
R	VDD1	Vref(DQ)_b																										VSS	CA0_b
T	VDD2	VDD2																										VDDCA	CA1_b
U	VDDQ	DQ3_b																										Vref(CA)_b	CA2_b
V	DQ4_b	VSS																										VSS	CA3_b
W	DQ6_b	DQ5_b																										CA4_b	CS1_n_b
Y	VDDQ	DQ7_b																										CS0_n_b	CKE1_b
AA	DQS0_t_b	DQS0_c_b																										VSS	CKE0_b
AB	DM0_b	VSS																										CK_t_b	CK_c_b
AC	VDDQ	DM1_b																										VDDCA	CA5_b
AD	DQS1_c_b	DQS1_t_b																										CA7_b	CA6_b
AE	DQ8_b	VSS																										CA8_b	VDDCA
AF	DQ9_b	VDDQ																										VSS	CA9_b
AG	DQ10_b	DQ11_b																										VDD2	ZQ_b
AH	VSS	VDD1	VDD2	DQ13_b	VSS	DQ15_b	DM3_b	DQS3_t_b	VDDQ	DQ26_b	DQ27_b	VDDQ	DQ30_b	VSS	VDD2	Vref(CA)_a	CA9_a	VSS	CA7_a	CA6_a	CK_c_a	VDDCA	CKE0_a	CS0_n_a	CA3_a	CA2_a	CA1_a	VDD1	VSS
AJ	DNU	VSS	DQ12_b	VDDQ	DQ14_b	VDDQ	VSS	DQS3_c_b	DQ24_b	DQ25_b	VSS	DQ28_b	DQ29_b	DQ31_b	VDD1	VSS	ZQ_a	CA8_a	VDDCA	CA5_a	CK_t_a	VSS	CKE1_a	CS1_n_a	CA4_a	VDDCA	CA0_a	VSS	DNU

- NOTE 1

12x12 mm, 0.4mm pitch, 29 rows
- NOTE 2

216 Ball Count
- NOTE 3

Top View, A1 in Top Left Corner
- NOTE 4

See JESD21-C, Section 3.12.2
- NOTE 5

ODT pin is NOT supported. ODT die pads are connected to  $V_{SS}$  inside the package.
- NOTE 6

ZQ\_a (ZQ\_b) is connected to rank 0 DRAM and rank 1 DRAM (if second rank is present) of channel a (channel b).

## 2.1.2 216-ball 12mm x 12mm 0.4mm Pitch Single Channel A POP FBGA (top view) Using Variation VCCCDDB for MO-273

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
A	DNV	VSS	VDD2	DQ30	DQ29	VSS	DQ28	DQ25	VSS	DQS3_c	VSS	DQ14	DQ13	VSS	VDD1	VDD2	DQ11	DQ10	DQ9	DQS1_l	DM_1	VDDQ	DQS0_l	DQ7	DQ6	DQ4	DQ3	VSS	DNV
B	VSS	NC	DQ31	VDDQ	DQ28	DQ27	VDDQ	DQ24	VDDQ	DQS3_l	DM3	DQ15	VDDQ	VSS	Vref(DQ)	VDD2	DQ12	VDDQ	DQ8	DQS1_c	VSS	DM_0	DQS0_c	VSS	VDDQ	DQ5	DQ2	NC	VSS
C	VDD1	NC																										VDD1	VDD2
D	NC	VDDQ																										DQ1	VDDQ
E	NC	NC																										VSS	DQ0
F	VSS	NC																										DM2	VDDQ
G	NC	VDDQ																										DQS2_l	DQS2_c
H	NC	NC																										VSS	DQ23
J	VSS	VDDQ																										VDDQ	DQ22
K	NC	NC																										DQ20	DQ21
L	NC	NC																										DQ19	VSS
M	NC	VSS																										VDDQ	DQ18
N	NC	VDD1																										DQ16	DQ17
P	VSS	VSS																										VDD2	VDD1
R	VDD1	NC																										VSS	NC
T	VDD2	VDD2																										VDDCA	NC
U	VDDQ	NC																										NC	NC
V	NC	VSS																										VSS	NC
W	NC	NC																										NC	NC
Y	VDDQ	NC																										NC	NC
AA	NC	NC																										VSS	NC
AB	NC	VSS																										NC	NC
AC	VDDQ	NC																										VDDCA	NC
AD	NC	NC																										NC	NC
AE	NC	VSS																										NC	VDDCA
AF	NC	VDDQ																										VSS	NC
AG	NC	NC																										VDD2	ZQ1
AH	VSS	VDD1	VDD2	NC	VSS	NC	NC	NC	VDDQ	NC	NC	VDDQ	NC	VSS	VDD2	Vref(CA)	CA9	VSS	CA7	CA6	CK_c	VDDCA	CKE0	CS0_n	CA3	CA2	CA1	VDD1	VSS
AJ	DNV	VSS	NC	VDDQ	NC	VDDQ	VSS	NC	NC	NC	VSS	NC	NC	NC	VDD1	VSS	ZQ0	CA8	VDDCA	CA5	CK_l	VSS	CKE1	CS1_n	CA4	VDDCA	CA0	VSS	DNV

NOTE 1 12x12 mm, 0.4mm pitch, 29 rows

NOTE 2 216 Ball Count

NOTE 3 Top View, A1 in Top Left Corner

NOTE 4 See JESD21-C, Section 3.12.2 (MO-273, Issue: C, Item: 11-841, Variation: VCCCDDB)

NOTE 5 ODT pin is NOT supported. ODT die pads are connected to  $V_{SS}$  inside the package

NOTE 6 For Channel using x32 DRAM

- ZQ0 is connected to rank 0 DRAM and rank 1 DRAM (if present).

- ZQ1 is NC

NOTE 7 For Channel using x16 DRAM

- ZQ0 is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if present).

- ZQ1 is connected to Byte 2-3 of rank 0 DRAM and rank 1 DRAM (if present).

NOTE 8 Consult manufacturer for guidance concerning Single Channel A and Single Channel B ballout support availability.

	Channel
	Power
	Ground
	Do Not Use
	ZQ
	Clock
	NC

2.1.3 216-ball 12mm x 12mm 0.4mm Pitch Single Channel B POP FBGA (top view) Using Variation VCCCDDB for MO-273

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
A	DNU	VSS	VDD2	NC	NC	VSS	NC	NC	VSS	NC	VSS	NC	NC	VSS	VDD1	VDD2	NC	NC	NC	NC	NC	VDDQ	NC	NC	NC	NC	NC	VSS	DNU
B	VSS	NC	NC	VDDQ	NC	NC	VDDQ	NC	VDDQ	NC	NC	NC	VDDQ	VSS	NC	VDD2	NC	VDDQ	NC	NC	VSS	NC	NC	VSS	VDDQ	NC	NC	NC	VSS
C	VDD1	DQ16																										VDD1	VDD2
D	DQ17	VDDQ																										NC	VDDQ
E	DQ18	DQ19																										VSS	NC
F	VSS	DQ20																										NC	VDDQ
G	DQ21	VDDQ																										NC	NC
H	DQ22	DQ23																										VSS	NC
J	VSS	VDDQ																										VDDQ	NC
K	DQS2_c	DQS2_i																										NC	NC
L	DM2	DQ0																										NC	VSS
M	DQ1	VSS																										VDDQ	NC
N	DQ2	VDD1																										NC	NC
P	VSS	VSS																										VDD2	VDD1
R	VDD1	Vref(DQ)																										VSS	CA0
T	VDD2	VDD2																										VDDCA	CA1
U	VDDQ	DQ3																										Vref(CA)	CA2
V	DQ4	VSS																										VSS	CA3
W	DQ6	DQ5																										CA4	CS1_n
Y	VDDQ	DQ7																										CS0_n	CKE1
AA	DQS0_i	DQS0_c																										VSS	CKE0
AB	DM0	VSS																										CK_i	CK_c
AC	VDDQ	DM1																										VDDCA	CA5
AD	DQS1_c	DQS1_i																										CA7	CA6
AE	DQ8	VSS																										CA8	VDDCA
AF	DQ9	VDDQ																										VSS	CA9
AG	DQ10	DQ11																										VDD2	ZQ0
AH	VSS	VDD1	VDD2	DQ13	VSS	DQ15	DM3	DQS3_i	VDDQ	DQ26	DQ27	VDDQ	DQ30	VSS	VDD2	NC	NC	VSS	NC	NC	NC	VDDCA	NC	NC	NC	NC	NC	VDD1	VSS
AJ	DNU	VSS	DQ12	VDDQ	DQ14	VDDQ	VSS	DQS3_c	DQ24	DQ25	VSS	DQ28	DQ29	DQ31	VDD1	VSS	ZQ1	NC	VDDCA	NC	NC	VSS	NC	NC	VDDCA	NC	VSS	DNU	

Channel  
Power  
Ground  
Do Not Use  
ZQ  
Clock  
NC

NOTE 1

2x12 mm, 0.4mm pitch, 29 rows

NOTE 2

216 Ball Count

NOTE 3

Top View, A1 in Top Left Corner

NOTE 4

See JESD21-C, Section 3.12.2 (MO-273, Issue: C, Item: 11-841, Variation: VCCCBDB)

NOTE 5

ODT pin is NOT supported. ODT die pads are connected to  $V_{SS}$  inside the package.

NOTE 6

For Channel using x32 DRAM

- ZQ0 is connected to rank 0 DRAM and rank 1 DRAM (if present).

- ZQ1 is NC

NOTE 7

For Channel using x16 DRAM

- ZQ0 is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if present).

- ZQ1 is connected to Byte 2-3 of rank 0 DRAM and rank 1 DRAM (if present).

NOTE 8

Consult manufacturer for guidance concerning Single Channel A and Single Channel B ballout support availability.

- Channel
- Power
- Ground
- Do Not Use
- ZQ
- Clock
- NC

NOTE 1

2x12 mm, 0.4mm pitch, 29 rows

NOTE 2

216 Ball Count

NOTE 3

Top View, A1 in Top Left Corner

NOTE 4

See JESD21-C, Section 3.12.2 (MO-273, Issue: C, Item: 11-841, Variation: VCCCDDB)

NOTE 5

ODT pin is NOT supported. ODT die pads are connected to  $V_{SS}$  inside the package.

NOTE 6

For Channel using x32 DRAM

- ZQ0 is connected to rank 0 DRAM and rank 1 DRAM (if present).

- ZQ1 is NC

NOTE 7

For Channel using x16 DRAM


- ZQ0 is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if present).

- ZQ1 is connected to Byte 2-3 of rank 0 DRAM and rank 1 DRAM (if present).

NOTE 8

Consult manufacturer for guidance concerning Single Channel A and Single Channel B ballout support availability.

## 2.1.4 256-ball 14mm x 14mm 0.4mm Pitch Dual-Channel POP FBGA (top view) Using Variation VEECD for MO-273



## 2.1.5 256-ball 14mm x 14mm 0.4mm Pitch Single Channel-A POP FBGA (top view) Using Variation VEECDDB for MO-273

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	
A	DNU	DNU	VDD2	DQ30	DQ28	DQ27	VDDQ	DQ24	DQS3_t	VDDQ	VDD2	DQ15	VDDQ	DQ12	DQ11	VDDQ	DQ8	DQS1_t	VDDQ	VDD2	ODT	Vref(DQ)	VDDQ	DQS0_c	DQ7	VDDQ	DQ4	DQ3	VDDQ	DQ0	VDDQ	VDD2	DNU	DNU	A
B	DNU	VSS	VDD1	DQ31	DQ29	VSS	DQ26	DQ25	VSS	DQS3_c	DM3	VSS	DQ14	DQ13	VSS	DQ10	DQ9	VSS	DQS1_c	DM1	VSS	DM0	DQS0_t	VSS	DQ6	DQ5	VSS	DQ2	DQ1	VSS	DM2	VDD1	VSS	DNU	B
C	VDD2	VDD1																															DQS2_c	VDDQ	C
D	NC	NC																															VSS	DQS2_t	D
E	NC	NC																															DQ22	DQ23	E
F	NC	VSS																															DQ21	VDDQ	F
G	VDDQ	NC																															VSS	DQ20	G
H	NC	NC																															DQ18	DQ19	H
J	NC	VSS																															DQ16	DQ17	J
K	VDDQ	NC																															VSS	VDDQ	K
L	VDD2	NC																															VDD1	VDD2	L
M	NC	VSS																															VSS	VSS	M
N	VDDQ	NC																															NC	VDDCA	N
P	NC	NC																															NC	NC	P
R	NC	VSS																															VSS	VDD2	R
T	VDDQ	NC																															NC	NC	T
U	NC	NC																															NC	NC	U
V	NC	VSS																															NC	NC	V
W	VDDQ	NC																															VSS	VDDCA	W
Y	NC	NC																															NC	NC	Y
AA	NC	VSS																															NC	VDD2	AA
AB	VDD2	NC																															VSS	VDDCA	AB
AC	VDDQ	NC																															NC	NC	AC
AD	NC	VSS																															VSS	NC	AD
AE	NC	NC																															NC	VDDCA	AE
AF	VDDQ	NC																															NC	NC	AF
AG	NC	VSS																															NC	NC	AG
AH	NC	NC																															VDD1	VDD2	AH
AJ	VDDQ	NC																															VSS	VSS	AJ
AK	NC	VSS																															DNU	DNU	AK
AL	VDDQ	NC																															DNU	DNU	AL
AM	VDD2	VDD1																															DNU	DNU	AM
AN	DNU	VSS	NC	VSS	NC	NC	VSS	NC	NC	VSS	VDD1	RFU	ZQ0	CA8	VSS	CA6	VSS	Vref(CA)	CK_c	VSS	CKE1	CS1_n	CA4	VSS	CA2	CA0	VSS	VDD1	VSS	DNU	DNU	DNU	DNU	AN	
AP	DNU	DNU	VDDQ	NC	NC	VDDQ	NC	NC	NC	VDDQ	VDD2	ZQ1	CA9	VDDCA	CA7	CA5	VDDCA	VDD2	CK_t	VDDCA	CKE0	CS0_n	CA3	VDD2	CA1	VDDCA	VSS	VDD2	VSS	DNU	DNU	DNU	DNU	AP	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	

<

## 2.1.6 168-ball 12 mm x 12 mm 0.5 mm pitch single channel x32 PoP with optional eMMC using Variation VCCBCB for MO-273

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
A	DNU	DNU	CMD	CLK	DAT6	VCCm	DAT4	DAT2	VCCQm	DAT0	VDD1	VSS	DQ30	DQ29	VSS	DQ26	DQ25	VSS	DQS3_c	VDD1	VSS	DNU	DNU	A
B	DNU	DNU	VDD1	DAT7	VSSm	DAT5	DAT3	VSSm	DAT1	VSS	VDD2	DQ31	VDDQ	DQ28	DQ27	VDDQ	DQ24	DQS3_t	VDDQ	DM3	VDD2	DNU	DNU	B
C	VSS	VDD2																				DQ15	VSS	C
D	DNU	DNU																				VDDQ	DQ14	D
E	VSF1	VSF2																				DQ12	DQ13	E
F	VDDm	VSSm				VCCm	3	(3V or 1.8V depending on technology)		VSSm	5											DQ11	VSS	F
G	VSF3	VSF4				VCCQm	2	(includes VDD1)						x32 LPDDR3 DQs								VDDQ	DQ10	G
H	VSF5	VSF6				VDD2	8			VSS	24			LPDDR3 CMD/Address								DQ8	DQ9	H
J	VCCm	VSSm				VDD1	7							LPDDR3 ZQ								DQS1_t	VSS	J
K	VSF7	VSF8				VDDCA	3							eMMC ADQ/CTRL								VDDQ	DQS1_c	K
L	RST_n	VSF9				VDDQ	12							eMMC VSF								VDD2	DM1	L
M	DNU	VSS				VREF	2							Power								VREF (DQ)	VSS	M
N	DNU	VDD1												Ground								VDD1	DM0	N
P	ZQ0	VREF (CA)																				DQS0_c	VSS	P
R	VSS	VDD2				DNU	29															VDDQ	DQS0_t	R
T	CA9	CA8																				DQ6	DQ7	T
U	CA7	VDDCA																				DQ5	VSS	U
V	VSS	CA6																				VDDQ	DQ4	V
W	CA5	VDDCA																				DQ2	DQ3	W
Y	CK_c	CK_t																				DQ1	VSS	Y
AA	VSS	VDD2																				VDDQ	DQ0	AA
AB	DNU	DNU	CS0_n	CS1_n	VDD1	CA1	VSS	CA3	CA4	VDD2	VSS	DQ16	VDDQ	DQ18	DQ20	VDDQ	DQ22	DQS2_t	VDDQ	DM2	VDD2	DNU	DNU	AB
AC	DNU	DNU	CKE0	CKE1	VSS	CA0	CA2	VDDCA	VSSm	VCCm	ZD1	VSS	DQ17	DQ19	VSS	DQ21	DQ23	VSS	DQS2_c	VDD1	VSS	DNU	DNU	AC
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	

NOTE 1 body 12mm x 12 mm, 0.5 mm pitch, 23 rows

NOTE 2 168 Ball Count

NOTE 3 Top View, A1 in Top Left Corner

NOTE 4 See JESD21-C, Section 3.12.2 (MO-273)

NOTE 5 ODT pin is NOT supported. ODT die pads are connected to VSS inside the package

NOTE 6 For Channel using x32 DRAM

- ZQ0 is connected to rank 0 DRAM and rank 1 DRAM (if present).
- ZQ1 is NC

NOTE 7 For Channel using x16 DRAM

- ZQ0 is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if present).
- ZQ1 is connected to Byte 2-3 of rank 0 DRAM and rank 1 DRAM (if present).

NOTE 8 For DRAM-only configurations, VSSm balls may be either NC or connected to VSS

NOTE 9 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

## 2.2 FBGA Package Ball-outs

## 2.2.1 253-Ball 0.5mm Pitch Discrete Dual-Channel FBGA (top view) Using Variation EA for MO-276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
A	NC	VSS	VSS	VSS	VSS	VDDCA	VDD2	VSS	VDDCA	Vref(CA)_a	VDD2	VSS	VDDQ	VSS	VDD1	VDD1	NC	A
B	VSS	VDD1	VSS	VSS	CA0_a	CA3_a	CS1_n_a	CK_t_a	VDDCA	CA7_a	ZQ0_a	VDDQ	DQ28_b	DQ29_b	DQ30_b	DQ31_b	VDD2	B
C	VSS	VSS	VDD2	VSS	CA1_a	CA4_a	CKE0_a	CK_c_a	CA5_a	CA8_a	ZQ1_a	VDDQ	DQ24_b	DQ25_b	DQ26_b	DQ27_b	VDD2	C
D	VSS	VSS	VSS	VSS	CA2_a	CS0_n_a	CKE1_a	RFU	CA6_a	CA9_a	RFU	VSS	DQ15_b	DM3_b	DQS3_c_b	DQS3_t_b	VSS	D
E	VDDCA	ZQ0_b	ZQ1_b	RFU	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DQ11_b	DQ12_b	DQ13_b	DQ14_b	VDDQ	E
F	VSS	CA7_b	CA8_b	CA9_b	VSS	NOTE 1 ODT_A (ODT_B) will be connected to rank 0 of channel A (channel B). The ODT inputs to rank 1 (if 2nd rank is present) will be connected to $V_{SS}$ in the package. NOTE 2 For channel A (channel B) using x32 DRAM - ZQ0_A (ZQ0_B) is connected to rank 0 DRAM and rank 1 DRAM (if 2nd rank is present) of channel A (channel B). - ZQ1_A (ZQ1_B) is NC. NOTE 3 For Channel A (channel B) using x16 DRAM - ZQ0_A (ZQ0_B) is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if 2nd rank is present) of channel A (channel B).						VSS	DM1_b	DQ8_b	DQ9_b	DQ10_b	VSS	F
G	VSS	VDDCA	CA5_b	CA6_b	VSS							VDDQ	DQS1_c_b	DQS1_t_b	VSS	VSS	VDDQ	G
H	VDD2	CK_c_b	CK_t_b	RFU	VSS							VSS	ODT_b	DM0_b	VSS	VDD2	Vref(DQ)_b	H
J	Vref(CA)_b	CS1_n_b	CKE0_b	CKE1_b	VSS							RFU	DQS0_c_b	DQS0_t_b	DQ6_b	DQ7_b	VSS	J
K	VDDCA	CA3_b	CA4_b	CS0_n_b	VSS							VDDQ	DQ2_b	DQ3_b	DQ4_b	DQ5_b	VDDQ	K
L	VDD2	CA0_b	CA1_b	CA2_b	VSS							VSS	DQ23_b	DM2_b	DQ0_b	DQ1_b	VDDQ	L
M	VSS	VDDQ	VDDQ	VSS	VSS	VSS	VDDQ	VSS	RFU	VDDQ	VSS	VDDQ	DQ21_b	DQ22_b	DQS2_c_b	DQS2_t_b	VSS	M
N	VDDQ	DQ19_a	DQ23_a	DQ0_a	DQ4_a	DM0_a	DQS0_c_a	ODT_a	DQS1_c_a	DQ13_a	DQ24_a	DQ25_a	VSS	DQ18_b	DQ19_b	DQ20_b	VSS	N
P	VSS	DQ18_a	DQ22_a	DM2_a	DQ3_a	DQ7_a	DQS0_t_a	DM1_a	DQS1_t_a	DQ12_a	DM3_a	DQ26_a	DQ29_a	VSS	DQ16_b	DQ17_b	VDDQ	P
R	VDD1	DQ17_a	DQ21_a	DQS2_c_a	DQ2_a	DQ6_a	VSS	VSS	DQ9_a	DQ11_a	DQ15_a	DQS3_c_a	DQ28_a	DQ31_a	VDD2	VSS	VSS	R
T	VDD1	DQ16_a	DQ20_a	DQS2_t_a	DQ1_a	DQ5_a	VSS	VDD2	DQ8_a	DQ10_a	DQ14_a	DQS3_t_a	DQ27_a	DQ30_a	VSS	VDD1	VSS	T
U	NC	VDD2	VDD2	VSS	VDDQ	VSS	VDDQ	Vref(DQ)_a	VSS	VDDQ	VDDQ	VSS	VSS	VDDQ	VSS	VSS	NC	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	



**2.2.2 178-Ball Discrete Single-Channel FBGA (top view) Using Variation AA for MO-311**

	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	A
B	DNU	VSS	ZQ0	ZQ1	VSS	VSS		DQ31 NC	DQ30 NC	DQ29 NC	DQ28 NC	VSS	DNU	B
C		CA9	VSS	NC	VSS	VSS		DQ27 NC	DQ26 NC	DQ25 NC	DQ24 NC	VDDQ		C
D		CA8	VSS	VDD2	VDD2	VDD2		DM3 NC	DQ15	DQS3_t NC	DQS3_c NC	VSS		D
E		CA7	CA6	VSS	VSS	VSS		VDDQ	DQ14	DQ13	DQ12	VDDQ		E
F		VDDCA	CA5	VSS	VSS	VSS		DQ11	DQ10	DQ9	DQ8	VSS		F
G		VDDCA	VSS	VSS	VDD2	VSS		DM1	VSS	DQS1_t	DQS1_c	VDDQ		G
H		VSS	VDDCA	Vref(CA)	VDD2	VDD2		VDDQ	VDDQ	VSS	VDDQ	VDD2		H
J		CK_c	CK_t	VSS	VDD2	VDD2		ODT	VDDQ	VDDQ	Vref(DQ)	VSS		J
K		VSS	CKE0	CKE1	VDD2	VDD2		VDDQ	NC	VSS	VDDQ	VDD2		K
L		VDDCA	CS0_n	CS1_n	VDD2	VSS		DM0	VSS	DQS0_t	DQS0_c	VDDQ		L
M		VDDCA	CA4	VSS	VSS	VSS		DQ4	DQ5	DQ6	DQ7	VSS		M
N		CA2	CA3	VSS	VSS	VSS		VDDQ	DQ1	DQ2	DQ3	VDDQ		N
P		CA1	VSS	VDD2	VDD2	VDD2		DM2	DQ0	DQS2_t NC	DQS2_c NC	VSS		P
R		CA0	NC	VSS	VSS	VSS		DQ20 NC	DQ21 NC	DQ22 NC	DQ23 NC	VDDQ		R
T	DNU	VSS	VSS	VSS	VSS	VSS		DQ16 NC	DQ17 NC	DQ18 NC	DQ19 NC	VSS	DNU	T
U	DNU	DNU	VDD1	VDD1	VDD1	VDD1		VDD2	VDD2	VDD1	VDDQ	DNU	DNU	U
	1	2	3	4	5	6	7	8	9	10	11	12	13	

NOTE 1 When using the x16 configuration DQ16 through DQ31 become NC as indicated by the second row of signal names for those signals in the ball-out diagram.

NOTE 2 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), x16/x32, 17 rows

NOTE 3 Top View, A1 in Top Left Corner

NOTE 4 See JESD21-C, Section 3.12.1

NOTE 5 ODT will be connected to rank 0. The ODT input to rank 1 (if 2nd rank is present) will be connected to  $V_{SS}$  in the package.

NOTE 6 For Channel using x32 DRAM

- ZQ0 is connected to rank 0 DRAM and rank 1 DRAM (if present).
- ZQ1 is NC

NOTE 7 For Channel using x16 DRAM

- ZQ0 is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if present).
- ZQ1 is connected to Byte 2-3 of rank 0 DRAM and rank 1 DRAM (if present).

## 2.2.3 346-ball 0.5mm Pitch Dual-Channel Multi-Chip Package (MCP) FBGA (top view) Using Variation AP for MO-276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
A				NC			NC				NC				NC			NC			
B																					
C	NC		DNU	DNU	CLEn VSF1m	VCCn VCCQm	R/B0n DATA5m	VCCn VCCQm	R/B1n CLKm	VCCn VCCQm	CEB1n RSTm	VCCn VCCQm	CEB0n VSF2m	VCCn VCCQm	REBn VCCm	VCCn VCCm	VSSn VSSm	DNU	DNU		NC
D		DNU	NCn VCCQm	WEBn NCm	VSSn VSSQm	IO6n DAT1m	VSSn VSSQm	IO4n DAT2m	VSSn VSSQm	IO2n VSF3m	VSSn VSSQm	IO0n NCm	VSSn VSSQm	IO8n NCm	NCn VDDIm	ALEn VCCm	VSSn VSSm	VSSn VSSm	NCn NCm	DNU	
E		VCCn VCCm	NCn VSSQm	VCCn VCCm	NCn VSSQm	IO14n DAT4m	NCn VSSQm	IO12n DAT6m	NCn VSSQm	IO10n NCm	NCn VSSQm	IO8n NCm	NCn VDDIm	WPBn VCCm	NCn VSF4m	NCn NCm	NCn NCm	NCn NCm	NCn VSF5m		
F		VCCn VCCm	VSSn VSSm	VCCn VCCm	NCn VSSQm	IO7n DAT0m	NCn VSSQm	IO5n DAT3m	NCn VSSQm	IO3n NCm	NCn VSSQm	IO1n NCm	NCn VSF6m	NCn NCm	NCn NCm	NCn NCm	NCn NCm	NCn NCm	NCn NCm		
G		VSSn VSSm	VSSn VSSm		NCn VSF7m	IO15n CMDm				IO13n DAT7m	IO11n NCm	IO9n VSF8m			NCn NCm	NCn NCm			NCn VSF9m	NCn NCm	
H																					
J																					
K																					
L	NC	VSS	VSS	VSS	VSS	VDDCA	VDD2	VSS	VDDCA	Vref(CA) _a	VDD2	VSS	VDDQ	VSS	VDD1	VDD1	NC				
M	VSS	VDD1	VSS	VSS	CA0_a	CA3_a	CS1_n_a	CK_t_a	VDDCA	CA7_a	ZQ0_a	VDDQ	DQ28_b	DQ29_b	DQ30_b	DQ31_b	VDD2				
N	VSS	VSS	VDD2	VSS	CA1_a	CA4_a	CKE0_a	CK_c_a	CA5_a	CA8_a	ZQ1_a	VDDQ	DQ24_b	DQ25_b	DQ26_b	DQ27_b	VDD2				
P	VSS	VSS	VSS	VSS	CA2_a	CS0_n_a	CKE1_a	RFU	CA6_a	CA9_a	RFU	VSS	DQ15_b	DM3_b	DQS3_c_b	DQS3_t_b	VSS				
R	VDDCA	ZQ0_b	ZQ1_b	RFU	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	DQ11_b	DQ12_b	DQ13_b	DQ14_b	VDDQ			
T	VSS	CA7_b	CA8_b	CA9_b	VSS								VSS	DM1_b	DQ8_b	DQ9_b	DQ10_b	VSS			
U	VSS	VDDCA	CA5_b	CA6_b	VSS								VDDQ	DQS1_c_b	DQS1_t_b	VSS	VSS	VDDQ			
V	VDD2	CK_c_b	CK_t_b	RFU	VSS								VSS	ODT_b	DM0_b	VSS	VDD2	Vref(DQ) _b			
W	Vref(CA) _b	CS1_n_b	CKE0_b	CKE1_b	VSS								RFU	DQS0_c_b	DQS0_t_b	DQ6_b	DQ7_b	VSS			
Y	VDDCA	CA3_b	CA4_b	CS0_n_b	VSS								VDDQ	DQ2_b	DQ3_b	DQ4_b	DQ5_b	VDDQ			
AA	VDD2	CA0_b	CA1_b	CA2_b	VSS								VSS	DQ23_b	DM2_b	DQ0_b	DQ1_b	VDDQ			
AB	VSS	VDDQ	VDDQ	VSS	VSS	VSS	VDDQ	VSS	RFU	VDDQ	VSS	VDDQ	VDDQ	DQ21_b	DQ22_b	DQS2_c_b	DQS2_t_b	VSS			
AC	VDDQ	DQ19_a	DQ23_a	DQ0_a	DQ4_a	DM0_a	DQS0_c_a	ODT_a	DQS1_c_a	DQ13_a	DQ24_a	DQ25_a	VSS	DQ18_b	DQ19_b	DQ20_b	VSS				
AD	VSS	DQ18_a	DQ22_a	DM2_a	DQ3_a	DQ7_a	DQS0_t_a	DM1_a	DQS1_t_a	DQ12_a	DM3_a	DQ26_a	DQ29_a	VSS	DQ16_b	DQ17_b	VDDQ				
AE	VDD1	DQ17_a	DQ21_a	DQS2_c_a	DQ2_a	DQ6_a	VSS	VSS	DQ9_a	DQ11_a	DQ15_a	DQS3_c_a	DQ28_a	DQ31_a	VDD2	VSS	VSS				
AF	VDD1	DQ16_a	DQ20_a	DQS2_t_a	DQ1_a	DQ5_a	VSS	VDD2	DQ8_a	DQ10_a	DQ14_a	DQS3_t_a	DQ27_a	DQ30_a	VSS	VDD1	VSS				
AG	NC	NC	VDD2	VDD2	VSS	VDDQ	VSS	VDDQ	Vref(DQ) _a	VSS	VDDQ	VDDQ	VSS	VSS	VDDQ	VSS	VSS	NC			NC
AH																					
AJ			NC				NC				NC				NC			NC			

NOTE 1 0.5mm ball pitch, 346 ball count

NOTE 2 Target package sizes : 12mm x 16mm and 14mm x 18mm

NOTE 3 Target package, size depends on Flash density.

NOTE 4 Top view, A1 in top left corner

NOTE 5 ODT\_A (ODT\_B) will be connected to rank 0 of channel A (channel B). The ODT inputs to rank 1 (if 2nd rank is present) will be connected to  $V_{SS}$  in the package.

NOTE 6 For channel A (channel B) using x32 DRAM

- ZQ0\_A (ZQ0\_B) is connected to rank 0 DRAM and rank 1 DRAM (if 2nd rank is present) of channel A (channel B).
- ZQ1\_A (ZQ1\_B) is NC.

NOTE 7 For Channel A (channel B) using x16 DRAM

- ZQ0\_A (ZQ0\_B) is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if 2nd rank is present) of channel A (channel B).
- ZQ1\_A (ZQ1\_B) is connected to Byte 2-3 of rank 0 DRAM and rank 1 DRAM (if 2nd rank is present) of channel A (channel B).

NOTE 8 For flash ball-out, "n" ball assignments are used for NAND flash, and "m" ball assignments for e-MMC.

NOTE 9 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

## 2.2.4 221-ball 0.5 mm Pitch Multi-Chip Package LPDDR3 x32+eMMC/NAND MCP (top view) Using Variation EB for MO276

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A	DNU	VSF1	VSSm	VCCQ	DAT6	CMD	RFU	VSSm	DAT0	DAT5	VDDI	VSSm	VSF2	DNU
B	VSF3	VSSm	VCC	DAT7	DAT3	VCCQ	VSSm	CLK	VCCQ	DAT1	VSSm	VCC	VCC	VSF4
C		RST_n	VSSm	VCC	VSSm	DAT2	VCCQ	VSSm	DAT4	VSSm	VCCQ	VSSm	VSSm	
D		VSF5	VSF6	VSF7	VSF8	VSF9	VSSm	VCC						
E														
F		VSS	VDD1	VDD1	VDD2			VDD2	VDD1	DQ29	DQ30	DQ31	VSS	
G		ZQ_0	ZQ_1	VSS	VDD1			VSS	VDDQ	DQ26	VSS	DQ27	DQ28	
H		CA9	VSS	VSS	VSS			VDDQ	DQS3_t	VSS	DQ24	VDDQ	DQ25	
J		CA8	CA7	VSS	VDD2			VSS	DQS3_c	DM3	VDDQ	DQ15	VSS	
K		VDDCA	CA6	VSS	VDD2			VSS	VSS	VDDQ	DQ13	VDDQ	DQ14	
L		VDD2	CA5	VSS	VDD2			VDDQ	VDDQ	VSS	DQ12	VSS	DQ11	
M		V <sub>REF</sub> (CA)	VSS	VSS	VDD2			VSS	DQS1_t	VDDQ	DQ10	VDDQ	DQ9	
N		VDDCA	CK_c	VSS	VDD2			VSS	DQS1_c	DM1	VDDQ	DQ8	VSS	
P		VSS	CK_t	VSS	VDD2			VDD2	VSS	ODT	VDD2	VSS	V <sub>REF</sub> (DQ)	
R		CKE1	VSS	VSS	VDD2			VSS	DQS0_c	DM0	VDDQ	DQ7	VSS	
T		CKE0	CS1_n	VSS	VDD2			VSS	DQS0_t	VDDQ	DQ5	VDDQ	DQ6	
U		VDDCA	CS0_n	VSS	VDD2			VDDQ	VDDQ	VSS	DQ3	VSS	DQ4	
V		VDDCA	CA4	VSS	VDD2			VSS	VSS	VDDQ	DQ1	VDDQ	DQ2	
W		CA2	CA3	VSS	VDD2			VSS	DQS2_c	DM2	VDDQ	DQ0	VSS	
Y		CA0	CA1	VSS	VSS			VDDQ	DQS2_t	VSS	DQ23	VDDQ	DQ22	
AA	DNU	VSS	VDD1	VSS	VDD1			VSS	VDDQ	DQ21	VSS	DQ20	DQ19	DNU
AB	DNU	DNU	VDD1	VDD1	VDD2			VDD2	VDD1	DQ18	DQ17	DQ16	DNU	DNU

NOTE 1 0.5mm ball pitch, 221 ball count

NOTE 2 Target package sizes : 11.5mm x 13mm and TBDmm x TBDmm

NOTE 3 Target package, size depends on Flash density.

NOTE 4 Top view, A1 in top left corner

NOTE 5 ODT will be connected to rank 0. The ODT input to rank 1 (if 2nd rank is present) will be connected to VSS in the package.

NOTE 6 For Channel using x32 DRAM

- ZQ0 is connected to rank 0 DRAM and rank 1 DRAM (if present).
- ZQ1 is NC

NOTE 7 For Channel using x16 DRAM

- ZQ0 is connected to Byte 0-1 of rank 0 DRAM and rank 1 DRAM (if present).
- ZQ1 is connected to Byte 2-3 of rank 0 DRAM and rank 1 DRAM (if present).

NOTE 8 The flash ball-out is based on eMMC.

NOTE 9 Vendor specific function (VSF) - this terminal should not have any external electrical connections, but it may have an internal connection. The terminal may be routed to provide accessibility and may be used for general purpose vendor specific operations.

## 2.3 LPDDR3 Pad Sequence

Table 1 — LPDDR3 Pad Sequence

CA Pad Seq	DQ Pad Sequence	
	x32	x16
VDD2	VDD2	VDD2
VSS	VSS	VSS
VSS	VSS <sup>1</sup>	VSS <sup>1</sup>
VDD1	VDD1	VDD1
VDD2	VDDQ	
VSS	VSSQ	
	DQ31	
	DQ30	
	VDDQ	
	DQ29	
	DQ28	
	VSSQ	
	DQ27	
	DQ26	
	VDDQ	
	DQ25	
	DQ24	
	VSSQ	
	DQS3_t	
	DQS3_c	
	VDDQ	
	DM3	
	VSSQ	VSSQ
	DQ15	DQ15
	DQ14	DQ14
	VDDQ	VDDQ
	DQ13	DQ13
	DQ12	DQ12
	VSSQ	VSSQ
	DQ11	DQ11
	DQ10	DQ10
	VDDQ	VDDQ
	DQ9	DQ9
	DQ8	DQ8
	VSSQ	VSSQ
	DQS1_t	DQS1_t
	DQS1_c	DQS1_c
	VDDQ	VDDQ
	DM1	DM1
	VSSQ	VSSQ
	VDDQ	VDDQ
	VDD2	VDD2
	ODT	ODT
	VSS	VSS
	Vref(DQ)	Vref(DQ)
	VSS	VSS
	VDD2	VDD2
	VDDQ	VDDQ
	VSSQ	VSSQ
	DM0	DM0
	VDDQ	VDDQ
	DQS0_c	DQS0_c
	DQS0_t	DQS0_t
	VSSQ	VSSQ
	DQ7	DQ7
	DQ6	DQ6
	VDDQ	VDDQ
	DQ5	DQ5
	DQ4	DQ4
	VSSQ	VSSQ
	DQ3	DQ3
	DQ2	DQ2
	VDDQ	VDDQ
	DQ1	DQ1
	DQ0	DQ0
	VSSQ	VSSQ
	DM2	
	VDDQ	
	DQS2_c	
	DQS2_t	
	VSSQ	
	DQ23	
	DQ22	
	VDDQ	
	DQ21	
	DQ20	
	VSSQ	
	DQ19	
	DQ18	
	VDDQ	
	DQ17	
	DQ16	
	VSSQ	
	VDDQ	
	VDD1	VDD1
	VSS <sup>1</sup>	VSS <sup>1</sup>
	VSS	VSS
	VDD2	VDD2

NOTE 1 Pads with (\*1) are optional.

NOTE 2 Applications are recommended to follow bit/byte assignments. Bit or byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.

NOTE 3 NOTE 3 CA pads and DQ pads shall be separated on opposite sides of die from top of silicon view.

## 2.4 LPDDR3 Pad Definition and Description

**Table 2 — Pad Definition and Description**

Name	Type	Description
CK_t, CK_c	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK_t. Single Data Rate (SDR) inputs, CS_n and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK_t and CK_c. The positive Clock edge is defined by the crosspoint of a rising CK_t and a falling CK_c. The negative Clock edge is defined by the crosspoint of a falling CK_t and a rising CK_c.
CKE	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge.
CS_n	Input	<b>Chip Select:</b> CS_n is considered part of the command code. See Command Truth Table for command code descriptions. CS_n is sampled at the positive Clock edge.
CA0 - CA9	Input	<b>DDR Command/Address Inputs:</b> Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions.
DQ0 - DQ15 (x16) DQ0 - DQ31 (x32)	I/O	<b>Data Inputs/Output:</b> Bi-directional data bus
DQS0_t, DQS0_c, DQS1_t, DQS1_c (x16) DQS0_t - DQS3_t, DQS0_c - DQS3_c (x32)	I/O	<b>Data Strobe (Bi-directional, Differential):</b> The data strobe is bi-directional (used for read and write data) and differential (DQS_t and DQS_c). It is output with read data and input with write data. DQS_t is edge-aligned to read data and centered with write data.  For x16, DQS0_t and DQS0_c correspond to the data on DQ0 - DQ7; DQS1_t and DQS1_c to the data on DQ8 - DQ15. For x32 DQS0_t and DQS0_c correspond to the data on DQ0 - DQ7, DQS1_t and DQS1_c to the data on DQ8 - DQ15, DQS2_t and DQS2_c to the data on DQ16 - DQ23, DQS3_t and DQS3_c to the data on DQ24 - DQ31.
DM0-DM1 (x16) DM0 - DM3 (x32)	Input	<b>Input Data Mask:</b> DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS_t. Although DM is for input only, the DM loading shall match the DQ and DQS_t (or DQS_c).  For x16 and x32 devices, DM0 is the input data mask signal for the data on DQ0-7. DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.
ODT	Input	<b>On-Die Termination:</b> This signal enables and disables termination on the DRAM DQ bus according to the specified mode register settings.
V <sub>DD1</sub>	Supply	<b>Core Power Supply 1:</b> Core power supply
V <sub>DD2</sub>	Supply	<b>Core Power Supply 2:</b> Core power supply
V <sub>DDCA</sub>	Supply	<b>Input Receiver Power Supply:</b> Power supply for CA0-9, CKE, CS_n, CK_t, and CK_c input buffers.
V <sub>DDQ</sub>	Supply	<b>I/O Power Supply:</b> Power supply for data input/output buffers.
V <sub>REF(CA)</sub>	Supply	<b>Reference Voltage for CA Command and Control Input Receiver:</b> Reference voltage for all CA0-9, CKE, CS_n, CK_t, and CK_c input buffers.
V <sub>REF(DQ)</sub>	Supply	<b>Reference Voltage for DQ Input Receiver:</b> Reference voltage for all data input buffers.
V <sub>SS</sub>	Supply	<b>Ground</b>
V <sub>SSCA</sub>	Supply	<b>Ground for Input Receivers</b>
V <sub>SSQ</sub>	Supply	<b>I/O Ground:</b> Ground for data input/output buffers
ZQ	I/O	<b>Reference Pin for Output Drive Strength Calibration</b>

NOTE 1 Data includes DQ and DM.

### 3 LPDDR3 Functional Description

LPDDR3-SDRAM is a high-speed synchronous DRAM device internally configured as an 8-bank memory.

These devices contain the following number of bits:

4 Gb has 4,294,967,296 bits

6 Gb has 6,442,450,944 bits

8 Gb has 8,589,934,592 bits

16 Gb has 17,179,869,184 bits

32 Gb has 34,359,738,368 bits

LPDDR3 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

These devices also use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an  $8n$  prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR3 SDRAM effectively consists of a single  $8n$ -bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding  $n$ -bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR3 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR3 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

#### 3.1 LPDDR3 SDRAM Addressing

**Table 3 — LPDDR3 SDRAM Addressing**

Items		4Gb	6Gb	8Gb	12Gb	16Gb	32Gb
Number of Banks		8	8	8	8	8	TBD
Bank Addresses		BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2	BA0-BA2	TBD
$t_{\text{REFI}}(\text{us})^2$		3.9	3.9	3.9	3.9	3.9	TBD
x16	Row Addresses	R0-R13	R0-R14 <sup>4</sup>	R0-R14	R0-R14 <sup>4</sup>	R0-R14	TBD
	Column Addresses <sup>1</sup>	C0-C10	C0-C10	C0-C10	C0-C11	C0-C11	TBD
x32	Row Addresses	R0-R13	R0-R14 <sup>4</sup>	R0-R14	R0-R14 <sup>4</sup>	R0-R14	TBD
	Column Addresses <sup>1</sup>	C0-C9	C0-C9	C0-C9	C0-C10	C0-C10	TBD

NOTE 1 The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

NOTE 2  $t_{\text{REFI}}$  values for all bank refresh is  $T_c = -25 \sim 85^\circ\text{C}$ ,  $T_c$  means Operating Case Temperature

NOTE 3 Row and Column Address values on the CA bus that are not used are “don’t care.”

NOTE 4 No memory present at addresses with R13=R14=HIGH. ACT command with R13=R14=HIGH is ignored (NOP). Write to R13=R14=HIGH is ignored (NOP).


#### 3.2 Simplified LPDDR3 State Diagram

LPDDR3-SDRAM state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification.

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see [Clause 4, LPDDR3 Command Definitions and Timing Diagrams](#).

### 3.2 Simplified LPDDR3 State Diagram (cont'd)



**Figure 1 — LPDDR3: Simplified Bus Interface State Diagram**

NOTE 1 In the Idle state, all banks are precharged.

NOTE 2 In the case of MRW to enter CA Training mode or Write Leveling Mode, the state machine will not automatically return to the Idle state. In these cases an additional MRW command is required to exit either operating mode and return to the Idle state. See sections “CA Training” or “Write Leveling”.

NOTE 3 Terminated bursts are not allowed. For these state transitions, the burst operation must be completed before the transition can occur.

NOTE 4 Use caution with this diagram. It is intended to provide a floorplan of the possible state transitions and commands to control them, not all details. In particular, situations involving more than one bank are not captured in full detail.

### 3.3 Power-up, Initialization, and Power-off

#### 3.3.1 Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory.

**1. Voltage Ramp:** While applying power (after  $T_a$ ), CKE must be held LOW ( $\leq 0.2 \times V_{DDCA}$ ) and all other inputs must be between  $V_{ILmin}$  and  $V_{IHmax}$ . The device outputs remain at High-Z while CKE is held LOW.

Following the completion of the voltage ramp ( $T_b$ ), CKE must be maintained LOW. DQ, DM, DQS\_t and DQS\_c voltage levels must be between  $V_{SSQ}$  and  $V_{DDQ}$  during voltage ramp to avoid latchup. CK\_t, CK\_c, CS\_n, and CA input levels must be between  $V_{SSCA}$  and  $V_{DDCA}$  during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided in Table 4.

**Table 4 — Voltage Ramp Conditions**

After...	Applicable Conditions
Ta is reached	$V_{DD1}$ must be greater than $V_{DD2} - 200\text{mV}$
	$V_{DD1}$ and $V_{DD2}$ must be greater than $V_{DDCA} - 200\text{mV}$
	$V_{DD1}$ and $V_{DD2}$ must be greater than $V_{DDQ} - 200\text{mV}$
	$V_{Ref}$ must always be less than all other supply voltages

NOTE 1  $T_a$  is the point when any power supply first reaches 300mV.

NOTE 2 Noted conditions apply between  $T_a$  and power-off (controlled or uncontrolled).

NOTE 3  $T_b$  is the point at which all supply and reference voltages are within their defined operating ranges.

NOTE 4 Power ramp duration  $t_{INIT0}$  ( $T_b - T_a$ ) must not exceed 20ms.

NOTE 5 The voltage difference between any of  $V_{SS}$ ,  $V_{SSQ}$ , and  $V_{SSCA}$  pins must not exceed 100mV.

Beginning at  $T_b$ , CKE must remain LOW for at least  $t_{INIT1}$ , after which CKE can be asserted HIGH. The clock must be stable at least  $t_{INIT2}$  prior to the first CKE LOW-to-HIGH transition ( $T_c$ ). CKE, CS\_n, and CA inputs must observe setup and hold requirements ( $t_{IS}$ ,  $t_{IH}$ ) with respect to the first rising clock edge (as well as to subsequent falling and rising edges).

If any MRR commands are issued, the clock period must be within the range defined for  $t_{CKb}$ . MRW commands can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example,  $t_{DQSK}$ ) could have relaxed timings (such as  $t_{DQSKb}$ ) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least  $t_{INIT3}$  ( $T_d$ ). The ODT input signal may be in undefined state until  $t_{IS}$  before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal shall be statically held at either LOW or HIGH. The ODT input signal remains static until the power up initialization sequence is finished, including the expiration of  $t_{ZQINIT}$ .

**2. RESET Command:** After  $t_{INIT3}$  is satisfied, the MRW RESET command must be issued ( $T_d$ ).

An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least  $t_{INIT4}$  while keeping CKE asserted and issuing NOP commands. Only NOP commands are allowed during time  $t_{INIT4}$ .

**3. MRRs and Device Auto Initialization (DAI) Polling:** After  $t_{INIT4}$  is satisfied ( $T_e$ ), only MRR commands and power-down entry/exit commands are supported. After  $T_e$ , CKE can go LOW in alignment with power-down entry and exit specifications. MRR commands are only valid at this time if the CA bus does not need to be trained. CA Training may only begin after time  $T_f$ . User may issue MRR command to poll the DAI bit which will indicate if device auto initialization is complete; once DAI bit indicates completion, SDRAM is in idle state. Device will also be in idle state after  $t_{INIT5}(\text{max})$  has expired (whether or not DAI bit has been read by MRR command). As the memory output buffers are not properly configured by  $T_e$ , some AC parameters must have relaxed timings before the system is appropriately configured.

After the DAI bit ([MR0](#), DAI) is set to zero by the memory device (DAI complete), the device is in the idle state ( $T_f$ ). DAI status can be determined by issuing the MRR command to [MR0](#). The device sets the DAI bit no later than  $t_{INIT5}$  after the RESET command. The controller must wait at least  $t_{INIT5}(\text{max})$  or until the DAI bit is set before proceeding.




**4. ZQ Calibration:** If CA Training is *not* required, the MRW initialization calibration (ZQ\_CAL) command can be issued to the memory (MR10) after time Tf. If CA Training is required, the CA Training may begin at time Tf. See 4.11.3, [Mode Register Write - CA Training Mode](#) for the CA Training command. No other CA commands (other than RESET or NOP) may be issued prior to the completion of CA Training (Tf'). At the completion of CA Training (Tf'), the MRW initialization calibration (ZQ\_CAL) command can be issued to the memory (MR10).

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR3 device exists on the same bus, the controller must not overlap MRW ZQ\_CAL commands. The device is ready for normal operation after  $t_{ZQINIT}$ .

**5. Normal Operation:** After  $t_{ZQINIT}$  (Tg), MRW commands must be used to properly configure the memory (for example the output buffer drive strength, latencies, etc.). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in the LPDDR3 specification.



NOTE 1 High-Z on the CA bus indicates NOP.

NOTE 2 For  $t_{INIT}$  values, see Table 5.

NOTE 3 After RESET command (time Te),  $R_{TT}$  is disabled until ODT function is enabled by MRW to MR11 following Tg.

NOTE 4 CA Training is optional.

**Figure 2 — Voltage Ramp and Initialization Sequence**

### 3.3 Power-up, Initialization, and Power-off (cont'd)

**Table 5 — Initialization Timing Parameters**

Parameter	Value		Unit	Comment
	Min	Max		
$t_{\text{INIT0}}$	—	20	ms	Maximum voltage-ramp time
$t_{\text{INIT1}}$	100	—	ns	Minimum CKE LOW time after completion of voltage ramp
$t_{\text{INIT2}}$	5	—	$t_{\text{CK}}$	Minimum stable clock before first CKE HIGH
$t_{\text{INIT3}}$	200	—	$\mu\text{s}$	Minimum idle time after first CKE assertion
$t_{\text{INIT4}}$	1	—	$\mu\text{s}$	Minimum idle time after RESET command
$t_{\text{INIT5}}^{1)}$	—	10	$\mu\text{s}$	Maximum duration of device auto initialization
$t_{\text{ZQINIT}}$	1	—	$\mu\text{s}$	ZQ initial calibration
$t_{\text{CKb}}$	18	100	ns	Clock cycle time during boot

NOTE 1 If DAI bit is not read via MRR, SDRAM will be in idle state after  $t_{\text{INIT5}}(\text{max})$  has expired.

#### 3.3.1.1 Initialization After RESET (without voltage ramp):

If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at  $T_d$ .

#### 3.3.2 Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW ( $\leq 0.2 \times V_{\text{DDCA}}$ ); all other inputs must be between  $V_{\text{ILmin}}$  and  $V_{\text{IHmax}}$ . The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS\_t, and DQS\_c voltage levels must be between  $V_{\text{SSQ}}$  and  $V_{\text{DDQ}}$  during the power-off sequence to avoid latch-up. CK\_t, CK\_c, CS\_n, and CA input levels must be between  $V_{\text{SSCA}}$  and  $V_{\text{DDCA}}$  during the power-off sequence to avoid latch-up.

$T_x$  is the point where any power supply drops below the minimum value specified.

$T_z$  is the point where all power supplies are below 300mV. After  $T_z$ , the device is powered off (see Table 6).

**Table 6 — Power Supply Conditions**

Between...	Applicable Conditions
$T_x$ and $T_z$	$V_{\text{DD1}}$ must be greater than $V_{\text{DD2}} - 200\text{mV}$
$T_x$ and $T_z$	$V_{\text{DD1}}$ must be greater than $V_{\text{DDCA}} - 200\text{mV}$
$T_x$ and $T_z$	$V_{\text{DD1}}$ must be greater than $V_{\text{DDQ}} - 200\text{mV}$
$T_x$ and $T_z$	$V_{\text{REF}}$ must always be less than all other supply voltages

The voltage difference between any of  $V_{\text{SS}}$ ,  $V_{\text{SSQ}}$ , and  $V_{\text{SSCA}}$  pins must not exceed 100mV.

#### 3.3.2.1 Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At  $T_x$ , when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

### 3.3 Power-up, Initialization, and Power-off (cont'd)

After  $T_z$  (the point at which all power supplies first reach 300mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled.  $V_{DD1}$  and  $V_{DD2}$  must decrease with a slope lower than 0.5 V/ $\mu$ s between  $T_x$  and  $T_z$ .

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

**Table 7 — Timing Parameters Power-Off**

Symbol	Value		Unit	Comment
	min	max		
$t_{POFF}$	-	2	s	Maximum Power-Off ramp time

### 3.4 Mode Register Definition

#### 3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM

**Table 8** shows the mode registers for LPDDR3 SDRAM. Each register is denoted as “R” if it can be read but not written, “W” if it can be written but not read, and “R/W” if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

**Table 8 — Mode Register Assignment in LPDDR3 SDRAM**

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Link
0	00 <sub>H</sub>	Device Info.	R	RL3	WL (Set B)	(RFU)	RZQI (optional)		(RFU)		DAI	<a href="#">go to MR0</a>
1	01 <sub>H</sub>	Device Feature 1	W	<i>n</i> WR (for AP)			(RFU)		BL			<a href="#">go to MR1</a>
2	02 <sub>H</sub>	Device Feature 2	W	WR Lev	WL Select	(RFU)	<i>n</i> WRE	RL & WL				<a href="#">go to MR2</a>
3	03 <sub>H</sub>	I/O Config-1	W	(RFU)				DS				<a href="#">go to MR3</a>
4	04 <sub>H</sub>	Refresh Rate	R	TUF	(RFU)				Refresh Rate			<a href="#">go to MR4</a>
5	05 <sub>H</sub>	Basic Config-1	R	LPDDR3 Manufacturer ID								<a href="#">go to MR5</a>
6	06 <sub>H</sub>	Basic Config-2	R	Revision ID1								<a href="#">go to MR6</a>
7	07 <sub>H</sub>	Basic Config-3	R	Revision ID2								<a href="#">go to MR7</a>
8	08 <sub>H</sub>	Basic Config-4	R	I/O width		Density				Type		<a href="#">go to MR8</a>
9	09 <sub>H</sub>	Test Mode	W	Vendor-Specific Test Mode								<a href="#">go to MR9</a>
10	0A <sub>H</sub>	IO Calibration	W	Calibration Code								<a href="#">go to MR10</a>
11	0B <sub>H</sub>	ODT Feature		(RFU)					PD CTL	DQ ODT		<a href="#">go to MR11</a>
12:15	0C <sub>H</sub> ~0F <sub>H</sub>	(reserved)		(RFU)								<a href="#">go to MR12</a>
16	10 <sub>H</sub>	PASR_Bank	W	PASR Bank Mask								<a href="#">go to MR16</a>
17	11 <sub>H</sub>	PASR_Seg	W	PASR Segment Mask								<a href="#">go to MR17</a>
18-31	12 <sub>H</sub> ~1F <sub>H</sub>	(Reserved)		(RFU)								<a href="#">go to MR18</a>
32	20 <sub>H</sub>	DQ Calibration Pattern A	R	<a href="#">See 4.10.2, DQ Calibration</a>								<a href="#">go to MR32</a>
33:39	21 <sub>H</sub> ~27 <sub>H</sub>	(Do Not Use)										<a href="#">go to MR33</a>
40	28 <sub>H</sub>	DQ Calibration Pattern B	R	<a href="#">See 4.10.2</a>								<a href="#">go to MR40</a>
41	29 <sub>H</sub>	CA Training 1	W	<a href="#">See 4.11.3</a>								<a href="#">go to MR41</a>
42	2A <sub>H</sub>	CA Training 2	W	<a href="#">See 4.11.3</a>								<a href="#">go to MR42</a>
43:47	2B <sub>H</sub> ~2F <sub>H</sub>	(Do Not Use)										<a href="#">go to MR43</a>
48	30 <sub>H</sub>	CA Training 3	W	<a href="#">See 4.11.3</a>								<a href="#">go to MR48</a>
49:62	31 <sub>H</sub> ~3E <sub>H</sub>	(Reserved)		(RFU)								<a href="#">go to MR49</a>
63	3F <sub>H</sub>	Reset	W	X								<a href="#">go to MR63</a>
64:255	40 <sub>H</sub> ~FF <sub>H</sub>	(Reserved)		(RFU)								<a href="#">go to MR64</a>

NOTE 1 RFU bits shall be set to ‘0’ during mode register writes.

NOTE 2 RFU bits shall be read as ‘0’ during mode register reads.

NOTE 3 All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS<sub>t</sub>, DQS<sub>c</sub> shall be toggled.

NOTE 4 All mode registers that are specified as RFU shall not be written.

NOTE 5 See vendor device datasheets for details on vendor-specific mode registers.

NOTE 6 Writes to read-only registers shall have no impact on the functionality of the device.

### 3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)

#### **MR0\_D Device Information (MA<7:0> = 00<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RL3	WL (Set B) Support	(RFU)	RZQI (optional)		(RFU)		DAI

DAI (Device Auto-Initialization Status)	Read-only	OP<0>	<b>0<sub>B</sub></b> : DAI complete <b>1<sub>B</sub></b> : DAI still in progress	
RZQI (Built in Self Test for RZQ Information)	Read-only	OP<4:3>	<b>00<sub>B</sub></b> : RZQ self test not supported <b>01<sub>B</sub></b> : ZQ-pin may connect to $V_{DDCA}$ or float <b>10<sub>B</sub></b> : ZQ-pin may short to GND <b>11<sub>B</sub></b> : ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to $V_{DDCA}$ or float nor short to GND)	1-4
WL (Set B) Support	Read-only	OP<6>	<b>0<sub>B</sub></b> : DRAM does not support WL (Set B) <b>1<sub>B</sub></b> : DRAM supports WL (SetB)	WL (Set B) Option Support
RL3 Option Support	Read-only	OP<7>	<b>0<sub>B</sub></b> : DRAM does not support RL=3, nWR=3, WL=1 <b>1<sub>B</sub></b> : DRAM supports RL=3, nWR=3, WL=1 for frequencies $\leq 166$	RL3 Option Support

NOTE 1 RZQI, if supported, will be set upon completion of the MRW ZQ Initialization Calibration command.

NOTE 2 If ZQ is connected to  $V_{DDCA}$  to set default calibration, OP[4:3] shall be set to 01. If ZQ is not connected to  $V_{DDCA}$ , either OP[4:3]=01 or OP[4:3]=10 might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.

NOTE 3 In the case of possible assembly error (either OP[4:3]=01 or OP[4:3]=10 per Note 4), the LPDDR3 device will default to factory trim settings for  $R_{ON}$ , and will ignore ZQ calibration commands. In either case, the system may not function as intended.

NOTE 4 In the case of the ZQ self-test returning a value of 11b, this result indicates that the device has detected a resistor connection to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e.  $240\text{-}\Omega \pm 1\%$ ).

**3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)****MR1\_Devic Feature 1 (MA<7:0> = 01<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
nWR (for AP)			(RFU)		BL		

BL	Write-only	OP<2:0>	011B: BL8 (default) All others: reserved	
nWR	Write-only	OP<7:5>	If nWRE (MR2 OP<4>) = 0: 001B: nWR=3 (optional) 100B: nWR=6 110B: nWR=8 111B: nWR=9 If nWRE (MR2 OP<4>) = 1: 000B: nWR=10 (default) 001B: nWR=11 010B: nWR=12 100B: nWR=14 110B: nWR=16 All others: reserved	1

NOTE 1 Programmed value in *n*WR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(*t*WR/*t*CK).

**Table 9 — Burst Sequence**

C2	C1	C0	BL	Burst Cycle Number and Burst Address Sequence							
				1	2	3	4	5	6	7	8
0 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>	8	0	1	2	3	4	5	6	7
0 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>		2	3	4	5	6	7	0	1
1 <sub>B</sub>	0 <sub>B</sub>	0 <sub>B</sub>		4	5	6	7	0	1	2	3
1 <sub>B</sub>	1 <sub>B</sub>	0 <sub>B</sub>		6	7	0	1	2	3	4	5

NOTE 1 C0 input is not present on CA bus. It is implied zero.

NOTE 2 The burst address represents C2 - C0.

### 3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)

#### MR2\_Devices Feature 2 (MA<7:0> = 02<sub>H</sub>):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
WR Lev	WL Select	(RFU)	<i>n</i> WRE	RL & WL			

RL & WL	Write-only	OP<3:0>	<p>If OP&lt;6&gt; =0 (WL Set A, default)</p> <p><b>0001<sub>B</sub></b>: RL = 3 / WL = 1 (≤ 166 MHz, optional<sup>1</sup>)</p> <p><b>0100<sub>B</sub></b>: RL = 6 / WL = 3 (≤ 400 MHz)</p> <p><b>0110<sub>B</sub></b>: RL = 8 / WL = 4 (≤ 533 MHz)</p> <p><b>0111<sub>B</sub></b>: RL = 9 / WL = 5 (≤ 600 MHz)</p> <p><b>1000<sub>B</sub></b>: RL = 10 / WL = 6 (≤ 667 MHz, default)</p> <p><b>1001<sub>B</sub></b>: RL = 11 / WL = 6 (≤ 733 MHz)</p> <p><b>1010<sub>B</sub></b>: RL = 12 / WL = 6 (≤ 800 MHz)</p> <p><b>1100<sub>B</sub></b>: RL = 14 / WL = 8 (≤ 933 MHz)</p> <p><b>1110<sub>B</sub></b>: RL = 16 / WL = 8 (≤ 1066 MHz)</p> <p>All others: reserved</p> <p>If OP&lt;6&gt; =1 (WL Set B, optional<sup>2</sup>)</p> <p><b>0001<sub>B</sub></b>: RL = 3 / WL = 1 (≤ 166 MHz, optional<sup>1</sup>)</p> <p><b>0100<sub>B</sub></b>: RL = 6 / WL = 3 (≤ 400 MHz)</p> <p><b>0110<sub>B</sub></b>: RL = 8 / WL = 4 (≤ 533 MHz)</p> <p><b>0111<sub>B</sub></b>: RL = 9 / WL = 5 (≤ 600 MHz)</p> <p><b>1000<sub>B</sub></b>: RL = 10 / WL = 8 (≤ 667 MHz, default)</p> <p><b>1001<sub>B</sub></b>: RL = 11 / WL = 9 (≤ 733 MHz)</p> <p><b>1010<sub>B</sub></b>: RL = 12 / WL = 9 (≤ 800 MHz)</p> <p><b>1100<sub>B</sub></b>: RL = 14 / WL = 11 (≤ 933 MHz)</p> <p><b>1110<sub>B</sub></b>: RL = 16 / WL = 13 (≤ 1066 MHz)</p> <p>All others: reserved</p>	
<i>n</i> WRE	Write-only	OP<4>	<p><b>0<sub>B</sub></b>: enable <i>n</i>WR programming ≤ 9</p> <p><b>1<sub>B</sub></b>: enable <i>n</i>WR programming &gt; 9 (default)</p>	
WL Select	Write-only	OP<6>	<p><b>0<sub>B</sub></b>: Select WL Set A (default)</p> <p><b>1<sub>B</sub></b>: Select WL Set B (optional<sup>2</sup>)</p>	
WR Leveling	Write-only	OP<7>	<p><b>0<sub>B</sub></b>: disabled (default)</p> <p><b>1<sub>B</sub></b>: enabled</p>	

NOTE 1 See MR0, OP&lt;7&gt;

NOTE 2 See MR0, OP&lt;6&gt;

**3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)****MR3\_I/O Configuration 1 (MA<7:0> = 03<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)				DS			
DS	Write-only	OP<3:0>	<b>0001<sub>B</sub></b> : 34.3Ω typical pull-down/pull-up <b>0010<sub>B</sub></b> : 40Ω typical pull-down/pull-up (default) <b>0011<sub>B</sub></b> : 48Ω typical pull-down/pull-up <b>0100<sub>B</sub></b> : reserved for 60Ω typical pull-down/pull-up <b>0110<sub>B</sub></b> : reserved for 80Ω typical pull-down/pull-up <b>1001<sub>B</sub></b> : 34.3Ω typical pull-down, 40Ω typical pull-up <b>1010<sub>B</sub></b> : 40Ω typical pull-down, 48Ω typical pull-up <b>1011<sub>B</sub></b> : 34.3Ω typical pull-down, 48Ω typical pull-up <b>All others</b> : reserved				

**MR4\_Device Temperature (MA<7:0> = 04<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	(RFU)				SDRAM Refresh Rate		

SDRAM Refresh Rate	Read-only	OP<2:0>	<b>000<sub>B</sub></b> : SDRAM Low temperature operating limit exceeded <b>001<sub>B</sub></b> : 4x t <sub>REFI</sub> , 4x t <sub>REFIpb</sub> , 4x t <sub>REFW</sub> <b>010<sub>B</sub></b> : 2x t <sub>REFI</sub> , 2x t <sub>REFIpb</sub> , 2x t <sub>REFW</sub> <b>011<sub>B</sub></b> : 1x t <sub>REFI</sub> , 1x t <sub>REFIpb</sub> , 1x t <sub>REFW</sub> (<=85°C) <b>100<sub>B</sub></b> : 0.5x t <sub>REFI</sub> , 0.5x t <sub>REFIpb</sub> , 0.5x t <sub>REFW</sub> , do not de-rate SDRAM AC timing <b>101<sub>B</sub></b> : 0.25x t <sub>REFI</sub> , 0.25x t <sub>REFIpb</sub> , 0.25x t <sub>REFW</sub> , do not de-rate SDRAM AC timing <b>110<sub>B</sub></b> : 0.25x t <sub>REFI</sub> , 0.25x t <sub>REFIpb</sub> , 0.25x t <sub>REFW</sub> , de-rate SDRAM AC timing <b>111<sub>B</sub></b> : SDRAM High temperature operating limit exceeded
Temperature Update Flag (TUF)	Read-only	OP<7>	<b>0<sub>B</sub></b> : OP<2:0> value has not changed since last read of MR4. <b>1<sub>B</sub></b> : OP<2:0> value has changed since last read of MR4.

NOTE 1 A Mode Register Read from MR4 will reset OP7 to '0'.

NOTE 2 OP7 is reset to '0' at power-up. OP<2:0> bits are undefined after power-up.

NOTE 3 If OP2 equals '1', the device temperature is greater than 85°C.

NOTE 4 OP7 is set to '1' if OP2:OP0 has changed at any time since the last read of MR4.

NOTE 5 SDRAM might not operate properly when OP[2:0] = 000<sub>B</sub> or 111<sub>B</sub>.

NOTE 6 For specified operating temperature range and maximum operating temperature refer to [Table 31](#).

NOTE 7 LPDDR3 devices shall be de-rated by adding 1.875 ns to the following core timing parameters: t<sub>RCD</sub>, t<sub>RC</sub>, t<sub>RAS</sub>, t<sub>RP</sub>, and t<sub>RRD</sub>. t<sub>DQSCK</sub> shall be de-rated according to the t<sub>DQSCK</sub> de-rating in [Table 64](#). Prevailing clock frequency spec and related setup and hold timings shall remain unchanged.

NOTE 8 See [4.10.1, Temperature Sensor](#) for information on the recommended frequency of reading MR4.



### 3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)

#### **MR5 Basic Configuration 1 (MA<7:0> = 05<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
LPDDR3 Manufacturer ID							
LPDDR3 Manufacturer ID		Read-only	OP<7:0>	See JESD-TBD LPDDR3 Manufacturer ID encodings			

#### **MR6 Basic Configuration 2 (MA<7:0> = 06<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID1							
Revision ID1	Read-only	OP<7:0>	00000000 <sub>B</sub> : A-version				

NOTE 1 MR6 is vendor specific.

#### **MR7 Basic Configuration 3 (MA<7:0> = 07<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID2							
Revision ID2	Read-only	OP<7:0>	00000000 <sub>B</sub> : A-version				

NOTE 1 MR7 is vendor specific.

**3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)****MR8 Basic Configuration 4 (MA<7:0> = 08B<sub>H</sub>):**

OP7		OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O width			Density				Type	

Type	Read-only	OP<1:0>	<b>11<sub>B</sub></b> : S8 SDRAM <b>all others</b> : Reserved	
Density	Read-only	OP<5:2>	<b>0110<sub>B</sub></b> : 4Gb <b>1110<sub>B</sub></b> : 6Gb <b>0111<sub>B</sub></b> : 8Gb <b>1101<sub>B</sub></b> : 12Gb <b>1000<sub>B</sub></b> : 16Gb <b>1001<sub>B</sub></b> : 32Gb <b>all others</b> : reserved	
I/O width	Read-only	OP<7:6>	<b>00<sub>B</sub></b> : x32 <b>01<sub>B</sub></b> : x16 <b>all others</b> : reserved	

**MR9 Test Mode (MA<7:0> = 09<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
vendor-specific test mode							

**MR10 Calibration (MA<7:0> = 0A<sub>H</sub>):**

<table><tr><th>OP7</th><th>OP6</th><th>OP5</th><th>OP4</th><th>OP3</th><th>OP2</th><th>OP1</th><th>OP0</th></tr><tr><td colspan="8">Calibration Code</td></tr></table>								OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	Calibration Code							
OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0																
Calibration Code																							
Calibration Code	Write-only	OP<7:0>	0xFF: Calibration command after initialization																				
			0xAB: Long calibration																				
			0x56: Short calibration																				
			0xC3: ZQ Reset																				
			others: Reserved																				

NOTE 1 Host processor shall not write MR10 with “Reserved” values

NOTE 2 LPDDR3 devices shall ignore calibration command when a “Reserved” value is written into MR10.

NOTE 3 See AC timing table for the calibration latency.

NOTE 4 If ZQ is connected to  $V_{SSCA}$  through  $R_{ZQ}$ , either the ZQ calibration function (see [4.11.2, Mode Register Write ZQ Calibration Command](#)) or default calibration (through the ZQRESET command) is supported. If ZQ is connected to  $V_{DDCA}$ , the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

NOTE 5 LPDDR3 devices that do not support calibration shall ignore the ZQ Calibration command.

NOTE 6 Optionally, the MRW ZQ Initialization Calibration command will update MR0 to indicate RZQ pin connection.

### 3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)

#### **MR11 ODT Control (MA<7:0> = 0B<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
RFU					PD CTL	DQ ODT	

DQ ODT	Write-only	OP<1:0>	<b>00<sub>B</sub></b> : Disable (Default) <b>01<sub>B</sub></b> : $R_{ZQ}/4$ (see Note 1) <b>10<sub>B</sub></b> : $R_{ZQ}/2$ <b>11<sub>B</sub></b> : $R_{ZQ}/1$	
PD Control	Write-only	OP<2>	<b>0<sub>B</sub></b> : ODT disabled by DRAM during power down (default) <b>1<sub>B</sub></b> : ODT enabled by DRAM during power down	

NOTE 1  $R_{ZQ}/4$  shall be supported for LPDDR3-1866 and LPDDR3-2133 devices.  $R_{ZQ}/4$  support is optional for LPDDR3-1333 and LPDDR3-1600 devices. Consult manufacturer specifications for  $R_{ZQ}/4$  support for LPDDR3-1333 and LPDDR3-1600.

#### **MR12:15 (Reserved) (MA<7:0> = 0C<sub>H</sub>-0F<sub>H</sub>):**

#### **MR16\_PASR\_Bank Mask (MA<7:0> = 010<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank Mask							

Bank <7:0> Mask	Write-only	OP<7:0>	<b>0<sub>B</sub></b> : refresh enable to the bank (= unmasked, default) <b>1<sub>B</sub></b> : refresh blocked (= masked)	1
-----------------	------------	---------	--	---

OP	Bank Mask	8-Bank SDRAM
0	XXXXXXXX1	<b>Bank 0</b>
1	XXXXXXXX1X	<b>Bank 1</b>
2	XXXXXX1XX	<b>Bank 2</b>
3	XXXXX1XXX	<b>Bank 3</b>
4	XXX1XXXX	<b>Bank 4</b>
5	XX1XXXXX	<b>Bank 5</b>
6	X1XXXXXX	<b>Bank 6</b>
7	1XXXXXXX	<b>Bank 7</b>

**3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)****MR17\_PASR\_Segment Mask (MA<7:0> = 011<sub>H</sub>):**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Segment Mask								
Segment <7:0> Mask	Write-only	OP<7:0>	0 <sub>B</sub> : refresh enable to the segment (=unmasked, default) 1 <sub>B</sub> : refresh blocked (=masked)					

Segment	OP	Segment Mask	4Gb	6Gb <sup>2</sup>	8Gb	12Gb <sup>2</sup>	16Gb	32Gb
			R13:11	R14:12	R14:12	R14:12	R14:12	TBD
0	0	XXXXXXXX1	000 <sub>B</sub>					
1	1	XXXXXXXX1X	001 <sub>B</sub>					
2	2	XXXXXX1XX	010 <sub>B</sub>					
3	3	XXXXX1XXX	011 <sub>B</sub>					
4	4	XXX1XXXXX	100 <sub>B</sub>					
5	5	XX1XXXXXX	101 <sub>B</sub>					
6	6	X1XXXXXXX	110 <sub>B</sub>					
7	7	1XXXXXXX	111 <sub>B</sub>					

NOTE 1 This table indicates the range of row addresses in each masked segment. X is do not care for a particular segment.

NOTE 2 No memory present at addresses with R13=R14=HIGH. Segment masks 6 and 7 are ignored.

**MR18-31\_Reserved (MA<7:0> = 012<sub>H</sub> - 01F<sub>H</sub>):****MR32\_DO Calibration Pattern A (MA<7:0> = 20<sub>H</sub>):**

Reads to MR32 return DQ Calibration Pattern “A”. See 4.10.2.

**MR33-39\_(Do Not Use) (MA<7:0> = 21<sub>H</sub>-27<sub>H</sub>):****MR40\_DO Calibration Pattern B (MA<7:0> = 28<sub>H</sub>):**

Reads to MR40 return DQ Calibration Pattern “B”. See 4.10.2.

**MR41\_CA Training\_1 (MA<7:0> = 29<sub>H</sub>):**

Writes to MR41 enables CA Training. See 4.11.3

**MR42\_CA Training\_2 (MA<7:0> = 2A<sub>H</sub>):**

Writes to MR42 exits CA Training. See 4.11.3.

**MR43-47\_(Do Not Use) (MA<7:0> = 2B<sub>H</sub>-2F<sub>H</sub>):**

### 3.4.1 Mode Register Assignment and Definition in LPDDR3 SDRAM (cont'd)

#### **MR48\_CA\_Training\_3 (MA<7:0> = 30<sub>H</sub>):**

Writes to MR48 enables CA Training. See [4.11.3](#).

#### **MR49:62 (Reserved) (MA<7:0>=31<sub>H</sub>-3E<sub>H</sub>):**

#### **MR63\_Reset (MA<7:0> = 3F<sub>H</sub>): MRW only**

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
-----	-----	-----	-----	-----	-----	-----	-----

X or 0xFC<sup>1</sup>


NOTE 1 For additional information on MRW RESET see [4.11.1](#).

#### **MR64:255 (Reserved) (MA<7:0> = 40<sub>H</sub>-FF<sub>H</sub>):**

## 4 LPDDR3 Command Definitions and Timing Diagrams

### 4.1 Activate Command

The ACTIVATE command is issued by holding CS<sub>n</sub> LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA0 to BA2 are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at  $t_{RCD}$  after the ACTIVATE command is issued. After a bank has been activated it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as  $t_{RAS}$  and  $t_{RP}$ , respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device ( $t_{RC}$ ). The minimum time interval between ACTIVATE commands to different banks is  $t_{RRD}$  (see Figure 1).



NOTE 1 A PRECHARGE-all command uses  $t_{RPab}$  timing, while a single-bank PRECHARGE command uses  $t_{RPpb}$  timing. In this figure,  $t_{RP}$  is used to denote either an all-bank PRECHARGE or a single-bank PRECHARGE.

**Figure 3 — ACTIVATE Command**

#### 4.1.1 8-Bank Device Operation

Certain restrictions on operation of the 8-bank LPDDR3 devices must be observed. There are two rules: One rule restricts the number of sequential ACTIVATE commands that can be issued; the other provides more time for RAS precharge for a PRECHARGE ALL command. The rules are as follows:

**The 8-Bank Device Sequential Bank Activation Restriction:** No more than 4 banks may be activated (or refreshed, in the case of REFpb) in a rolling  $t_{FAW}$  window. The number of clocks in a  $t_{FAW}$  period is dependent upon the clock frequency, which may vary. If the clock frequency is not changed over this period, converting to clocks is done by dividing  $t_{FAW}[ns]$  by  $t_{CK}[ns]$ , and rounding up to the next integer value. As an example of the rolling window, if  $RU(t_{FAW}/t_{CK})$  is 10 clocks, and an ACTIVATE command is issued in clock  $n$ , no more than three further ACTIVATE commands can be issued at or between clock  $n + 1$  and  $n + 9$ . REFpb also counts as bank activation for purposes of  $t_{FAW}$ . If the clock frequency is changed during the  $t_{FAW}$  period, the rolling  $t_{FAW}$  window may be calculated in clock cycles by adding up the time spent in each clock period. The  $t_{FAW}$  requirement is met when the previous  $n$  clock cycles exceeds the  $t_{FAW}$  time.

**The 8-Bank Device Precharge-All Allowance:**  $t_{RP}$  for a PRECHARGE ALL command must equal  $t_{RPab}$ , which is greater than  $t_{RPpb}$ .

#### 4.1 Activate Command (cont'd)





Figure 4 — LPDDR3  $t_{FAW}$  Timing


#### 4.2 LPDDR3 Command Input Signal Timing Definition



NOTE Setup and hold conditions also apply to the CKE pin. See section related to power down for timing diagrams related to the CKE pin.

Figure 5 — LPDDR3: Command Input Setup and Hold Timing

#### 4.2.1 LPDDR3 CKE Input Setup and Hold Timing



NOTE 1 After CKE is registered LOW, CKE signal level shall be maintained below  $V_{ILCKE}$  for  $t_{CKE}$  specification (LOW pulse width).

NOTE 2 After CKE is registered HIGH, CKE signal level shall be maintained above  $V_{IHCKE}$  for  $t_{CKE}$  specification (HIGH pulse width).

**Figure 6 — LPDDR3: Command Input Setup and Hold Timing**

#### 4.3 Read and Write access modes


After a bank has been activated, a read or write cycle can be executed. This is accomplished by setting  $CS_n$  LOW,  $CA0$  HIGH, and  $CA1$  LOW at the rising edge of the clock.  $CA2$  must also be defined at this time to determine whether the access cycle is a read operation ( $CA2$  HIGH) or a write operation ( $CA2$  LOW).

The LPDDR3 SDRAM provides a fast column access operation. A single Read or Write Command will initiate a burst read or write operation on successive clock cycles. Burst interrupts are not allowed.



#### 4.4 Burst Read Operation


The burst READ command is initiated with CS\_n LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs  $\overline{\text{CA5r}}\text{--}\overline{\text{CA6r}}$  and CA1f–CA9f determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the  $t_{\text{DQSCK}}$  delay is measured. The first valid data is available  $\text{RL} \times t_{\text{CK}} + t_{\text{DQSCK}} + t_{\text{DQSQ}}$  after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW  $t_{\text{RPRE}}$  before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edge-aligned with the data strobe. The RL is programmed in the mode registers. Pin timings for the data strobe are measured relative to the crosspoint of  $\text{DQS}_t$  and its complement,  $\text{DQS}_c$ .



NOTE 1  $t_{\text{DQSCK}}$  can span multiple clock periods.

NOTE 2 An effective burst length of 8 is shown.

**Figure 7 — Read Output Timing**



**Figure 8 — Burst Read: RL = 12, BL = 8,  $t_{\text{DQSCK}} > t_{\text{ck}}$**

#### 4.4 Burst Read Operation (cont'd)






Figure 9 — Burst Read: RL = 12, BL = 8,  $t_{DQSK} < t_{CK}$



NOTE 1  $t_{DQSKDLmax}$  is defined as the maximum of  $ABS(t_{DQSKn} - t_{DQSKm})$  for any  $\{t_{DQSKn}, t_{DQSKm}\}$  pair within any 32ms rolling window.


Figure 10 — LPDDR3:  $t_{DQSKDL}$  timing

#### 4.4 Burst Read Operation (cont'd)



NOTE 1  $t_{DQSKDMmax}$  is defined as the maximum of  $ABS(t_{DQSKn} - t_{DQSKm})$  for any  $\{t_{DQSKn}, t_{DQSKm}\}$  pair within any 1.6us rolling window.

Figure 11 — LPDDR3:  $t_{DQSKDM}$  timing



NOTE 1  $t_{DQSKDSmax}$  is defined as the maximum of  $ABS(t_{DQSKn} - t_{DQSKm})$  for any  $\{t_{DQSKn}, t_{DQSKm}\}$  pair for reads within a consecutive burst within any 160ns rolling window.

Figure 12 — LPDDR3:  $t_{DQSKDS}$  timing





Figure 13 — Burst Read Followed By Burst Write

The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is  $RL + RU(t_{DQSK(MAX)}/t_{CK}) + BL/2 + 1 - WL$  clock cycles.

#### 4.4 Burst Read Operation (cont'd)




**Figure 14 — Seamless Burst Read**

The seamless burst READ operation is supported by enabling a READ command at every fourth clock cycle for BL = 8 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.

#### 4.5 Burst Write Operation

The burst WRITE command is initiated with CS\_n LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the  $t_{DQSS}$  delay is measured. The first valid data must be driven  $WL \times t_{CK} + t_{DQSS}$  from the rising edge of the clock from which the WRITE command is issued. The data strobe signal (DQS) must be driven for time  $t_{WPRE}$  as shown in Figure 17 prior to data input. The burst cycle data bits must be applied to the DQ pins  $t_{DS}$  prior to the associated edge of the DQS and held valid until  $t_{DH}$  after that edge. Burst data is sampled on successive edges of the DQS until the 8-bit burst length is completed. After a burst WRITE operation,  $t_{WR}$  must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS\_t and its complement, DQS\_c.



**Figure 15 — Data input (write) timing**

#### 4.5 Burst Write Operations (cont'd)




Figure 16 — LPDDR3: Burst Write

##### 4.5.1 $t_{WPRE}$ Calculation

The method for calculating  $t_{WPRE}$  is shown in Figure 17.





Figure 17 — Method for Calculating  $t_{WPRE}$  Transitions and Endpoints


## 4.5 Burst Write Operations (cont'd)

### 4.5.2 $t_{WPST}$ Calculation

The method for calculating  $t_{WPST}$  is shown in Figure 18.



**Figure 18 — Method for Calculating  $t_{WPST}$  Transitions and Endpoints**




NOTE 1 The minimum number of clock cycles from the burst write command to the burst read command for any bank is  $[WL + 1 + BL/2 + RU(t_{WTR}/t_{CK})]$ .

NOTE 2  $t_{WTR}$  starts at the rising edge of the clock after the last valid input datum.

**Figure 19 — LPDDR3: Burst Write Followed By Burst Read**

#### 4.5 Burst Write Operations (cont'd)




NOTE 1 The seamless burst write operation is supported by enabling a write command every four clocks for BL = 8 operation. This operation is allowed for any activated bank.

**Figure 20 — LPDDR3: Seamless burst write: WL = 4, t<sub>CCD</sub> = 4**

#### 4.6 Write Data Mask

On LPDDR3 devices, one write data mask (DM) pin for each data byte (DQ) is supported, consistent with the implementation on LPDDR2 SDRAM. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data-mask loading is identical to data-bit loading to ensure matched system timing. For data mask timing, see Figure 21.



NOTE 1 For the data mask function, BL = 8 is shown; the second data bit is masked.

**Figure 21 — Data Mask Timing**

#### 4.7 Precharge Operation

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS\_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access  $t_{RPab}$  after an all-bank PRECHARGE command is issued, or  $t_{RPpb}$  after a single-bank PRECHARGE command is issued.

To ensure that LPDDR3 devices can meet the instantaneous current demand required to operate, the row-precharge time for an all-bank PRECHARGE ( $t_{RPab}$ ) will be longer than the row PRECHARGE time for a single-bank PRECHARGE ( $t_{RPpb}$ ). Activate to Precharge timing is shown in Figure 3.




#### 4.7 Precharge Operation (cont'd)

**Table 10 — Bank selection for Precharge by address bits**

AB (CA4r)	BA2 (CA9r)	BA1 (CA8r)	BA0 (CA7r)	Precharged Bank(s)
0	0	0	0	Bank 0 only
0	0	0	1	Bank 1 only
0	0	1	0	Bank 2 only
0	0	1	1	Bank 3 only
0	1	0	0	Bank 4 only
0	1	0	1	Bank 5 only
0	1	1	0	Bank 6 only
0	1	1	1	Bank 7 only
1	DON'T CARE	DON'T CARE	DON'T CARE	All Banks

##### 4.7.1 Burst Read operation followed by Precharge

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row PRECHARGE time ( $t_{RP}$ ) has elapsed. A PRECHARGE command cannot be issued until after  $t_{RAS}$  is satisfied. The minimum READ-to-PRECHARGE time must also satisfy a minimum analog time from the rising clock edge that initiates the last 8-bit prefetch of a READ command.  $t_{RTP}$  begins BL/2 - 4 clock cycles after the READ command. For LPDDR3 READ-to-PRECHARGE timings see [Table 11](#).



**Figure 22 — LPDDR3: Burst Read Followed by Precharge**

#### 4.7.2 Burst Write followed by Precharge

For WRITE cycles, a WRITE recovery time ( $t_{WR}$ ) must be provided before a PRECHARGE command can be issued. This delay is referenced from the last valid burst input data to the completion of the burst WRITE. A PRECHARGE command must not be issued prior to the  $t_{WR}$  delay. For LPDDR3 Write-to-Precharge timings see Table 11.

LPDDR3 devices write data to the array in prefetch multiples (prefetch = 8). An internal WRITE operation can only begin after a prefetch group has been completely latched, so  $t_{WR}$  starts at prefetch boundaries. The minimum WRITE-to-PRECHARGE time for commands to the same bank is  $WL + BL/2 + 1 + RU(t_{WR}/t_{CK})$  clock cycles.




Figure 23 — LPDDR3: Burst Write Followed by Precharge

#### 4.7.3 Auto Precharge operation

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or a WRITE command is issued to the device, the AP bit (CA0f) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, then normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency) thus improving system performance for random data access.

#### 4.7.3.1 Burst Read with Auto-Precharge

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto-precharge function is engaged. LPDDR3 devices start an auto-precharge operation on the rising edge of the clock BL/2 or BL/2 - 4 + RU( $t_{RTP}/t_{CK}$ ) clock cycles later than the READ with auto precharge command, whichever is greater. For LPDDR3 auto-precharge calculations see Table 11. Following an auto-precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time ( $t_{RP}$ ) has been satisfied from the clock at which the auto- precharge begins.
- The RAS cycle time ( $t_{RC}$ ) from the previous bank activation has been satisfied.




Figure 24 — Burst Read with Auto Precharge

#### 4.7.3.2 Burst write with Auto-Precharge

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge on the rising edge  $t_{WR}$  cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

The RAS precharge time ( $t_{RP}$ ) has been satisfied from the clock at which the auto- precharge begins.

The RAS cycle time ( $t_{RC}$ ) from the previous bank activation has been satisfied.




Figure 25 — Burst Write with Auto Precharge

## 4.7.3 Auto-Precharge (cont'd)

Table 11 — Precharge &amp; Auto Precharge clarification

From Command	To Command	Minimum Delay between “From Command” to “To Command”	Unit	Notes
Read	Precharge (to same Bank as Read)	$BL/2 + \max(4, RU(t_{RTP}/t_{CK})) - 4$	clks	1
	Precharge All	$BL/2 + \max(4, RU(t_{RTP}/t_{CK})) - 4$	clks	1
Read w/AP	Precharge (to same Bank as Read w/AP)	$BL/2 + \max(4, RU(t_{RTP}/t_{CK})) - 4$	clks	1,2
	Precharge All	$BL/2 + \max(4, RU(t_{RTP}/t_{CK})) - 4$	clks	1
	Activate (to same Bank as Read w/AP)	$BL/2 + \max(4, RU(t_{RTP}/t_{CK})) - 4 + RU(t_{RPpb}/t_{CK})$	clks	1
	Write or Write w/AP (same bank)	Illegal	clks	3
	Write or Write w/AP (different bank)	$RL + BL/2 + RU(t_{DQSCKmax}/t_{CK}) - WL + 1$	clks	3
	Read or Read w/AP (same bank)	Illegal	clks	3
	Read or Read w/AP (different bank)	$BL/2$	clks	3
Write	Precharge (to same Bank as Write)	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	clks	1
	Precharge All	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	clks	1
Write w/AP	Precharge (to same Bank as Write w/AP)	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	clks	1
	Precharge All	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1$	clks	1
	Activate (to same Bank as Write w/AP)	$WL + BL/2 + RU(t_{WR}/t_{CK}) + 1 + RU(t_{RPpb}/t_{CK})$	clks	1
	Write or Write w/AP (same bank)	Illegal	clks	3
	Write or Write w/AP (different bank)	$BL/2$	clks	3
	Read or Read w/AP (same bank)	Illegal	clks	3
	Read or Read w/AP (different bank)	$WL + BL/2 + RU(t_{WTR}/t_{CK}) + 1$	clks	3
Precharge	Precharge (to same Bank as Precharge)	1	clks	1
	Precharge All	1	clks	1
Precharge All	Precharge	1	clks	1
	Precharge All	1	clks	1

NOTE 1 For a given bank, the precharge period should be counted from the latest precharge command, either one bank precharge or precharge all, issued to that bank. The precharge period is satisfied after  $t_{RP}$  depending on the latest precharge command issued to that bank.

NOTE 2 Any command issued during the minimum delay time as specified in Table 11 is illegal.

NOTE 3 After Read with AP, seamless read operations to different banks are supported. After Write with AP, seamless write operations to different banks are supported. Read and Write operations may not be truncated or interrupted.

## 4.8 Refresh command

The REFRESH command is initiated with CS<sub>n</sub> LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET signal or at every exit from self refresh. Bank addressing for the per-bank REFRESH count is the same as established for the single-bank PRECHARGE command. A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions are met (see [Table 12](#)):

- $t_{RFCab}$  has been satisfied after the prior REFab command
- $t_{RFCpb}$  has been satisfied after the prior REFpb command
- $t_{RP}$  has been satisfied after the prior PRECHARGE command to that bank
- $t_{RRD}$  has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command).

The target bank is inaccessible during per-bank REFRESH cycle time ( $t_{RFCpb}$ ), however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or a WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, these conditions must be met (see [Table 12](#)):

- $t_{RFCpb}$  must be satisfied before issuing a REFab command
- $t_{RFCpb}$  must be satisfied before issuing an ACTIVATE command to the same bank
- $t_{RRD}$  must be satisfied before issuing an ACTIVATE command to a different bank
- $t_{RFCpb}$  must be satisfied before issuing another REFpb command.

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE-all command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met (see [Table 12](#)):

- $t_{RFCab}$  has been satisfied following the prior REFab command
- $t_{RFCpb}$  has been satisfied following the prior REFpb command
- $t_{RP}$  has been satisfied following the prior PRECHARGE commands.

When an all-bank refresh cycle has completed, all banks will be idle. After issuing REFab:

- $t_{RFCab}$  latency must be satisfied before issuing an ACTIVATE command
- $t_{RFCab}$  latency must be satisfied before issuing a REFab or REFpb command

#### 4.8 Refresh command (cont'd).


**Table 12 — REFRESH Command Scheduling Separation Requirements**

Symbol	Minimum Delay From...	To...	Notes
$t_{RFCab}$	REFab	REFab	
		ACTIVATE command to any bank	
		REFpb	
$t_{RFCpb}$	REFpb	REFab	
		ACTIVATE command to same bank as REFpb	
		REFpb	
$t_{RRD}$	REFpb	ACTIVATE command to a different bank than REFpb	
	ACTIVATE	REFpb	1
		ACTIVATE command to a different bank than the prior ACTIVATE command	

NOTE 1 A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited; REFpb is supported only if it affects a bank that is in the idle state.

In general, an all bank refresh command needs to be issued to the LPDDR3 SDRAM regularly every  $t_{REFI}$  interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling-in refresh command. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to  $9 \times t_{REFI}$  (see Figure 26). A maximum of 8 additional Refresh commands can be issued in advance (“pulled in”), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8, depending on Refresh mode, Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to  $9 \times t_{REFI}$ . At any given time, a maximum of 16 REF commands can be issued within  $2 \times t_{REFI}$ .

And for per bank refresh, a maximum 8 x 8 per bank refresh commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of 2 x 8 x 8 per bank refresh commands can be issued within  $2 \times t_{REFI}$ .




NOTE 1 Only NOP commands allowed after Refresh command registered until  $t_{RFC(min)}$  expires.


NOTE 2 Time interval between two Refresh commands may be extended to a maximum of  $9 \times t_{REFI}$ .

**Figure 26 — Refresh Command Timing**

## 4.8 Refresh command (cont'd)



**Figure 27 — Postponing Refresh Commands**



**Figure 28 — Pulling-in Refresh Commands**

### 4.8.1 Refresh Requirements

#### a) Minimum number of REFRESH commands

LPDDR3 requires a minimum number,  $R$ , of REFRESH (REFab) commands within any rolling refresh window ( $t_{REFW} = 32 \text{ ms @ MR4}[2:0] = 011$  or  $TC @ 85^{\circ}\text{C}$ ). For  $t_{REFW}$  and  $t_{REFI}$  refresh multipliers at different MR4 settings, refer to the MR4 definition.


When using per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

#### b) REFRESH Requirements and SELF REFRESH


Self refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting self-refresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.”

“The use of self refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. Upon exit from self refresh, the LPDDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self refresh mode.”

#### 4.8 Refresh command (cont'd)



**Figure 29 — All-Bank REFRESH Operation**



NOTE 1 In the beginning of this example, the  $REFpb$  bank is pointing to bank 0.

NOTE 2 Operations to banks other than the bank being refreshed are supported during the  $t_{RFCpb}$  period.

**Figure 30 — Per-Bank REFRESH Operation**



## 4.9 Self Refresh operation

The Self Refresh command can be used to retain data in the LPDDR3 SDRAM, even if the rest of the system is powered down. When in the Self Refresh mode, the SDRAM retains data without external clocking. The device has a built-in timer to accommodate Self Refresh operation. The Self Refresh Command is defined by having CKE LOW, CS\_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the previous clock cycle. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as  $t_{CPDED}$ . CKE LOW will result in deactivation of input receivers after  $t_{CPDED}$  has expired. Once the command is registered, CKE must be held LOW to keep the device in Self Refresh mode.


LPDDR3 SDRAM devices can operate in Self Refresh in both the standard or elevated temperature ranges. LPDDR3 devices will also manage Self Refresh power consumption when the operating temperature changes, lower at low temperatures and higher at high temperatures.

Once the SDRAM has entered Self Refresh mode, all of the external signals except CKE, are “don’t care”. For proper self refresh operation, power supply pins ( $V_{DD1}$ ,  $V_{DD2}$ , and  $V_{DDCA}$ ) must be at valid levels.  $V_{DDQ}$  may be turned off during Self-Refresh. Prior to exiting Self-Refresh,  $V_{DDQ}$  must be within specified limits.  $V_{refDQ}$  and  $V_{refCA}$  may be at any level within minimum and maximum levels (see Absolute Maximum DC Ratings). However prior to exiting Self-Refresh,  $V_{refDQ}$  and  $V_{refCA}$  must be within specified limits (see Recommended DC Operating Conditions). The SDRAM initiates a minimum of one all-bank refresh command internally within  $t_{CKESR}$  period once it enters Self Refresh mode. The clock is internally disabled during Self Refresh Operation to save power. The minimum time that the SDRAM must remain in Self Refresh mode is  $t_{CKESR,min}$ . The user may change the external clock frequency or halt the external clock  $t_{CPDED}$  after Self Refresh entry is registered; however, the clock must be restarted and stable before the device can exit Self Refresh operation.

The procedure for exiting Self Refresh requires a sequence of commands. First, the clock shall be stable and within specified limits for a minimum of  $2 t_{CK}$  prior to the positive clock edge that registers CKE HIGH. Once Self Refresh Exit is registered, a delay of at least  $t_{XSR}$  must be satisfied before a valid command can be issued to the device to allow for any internal refresh in progress. CKE must remain HIGH for the entire Self Refresh exit period  $t_{XSR}$  for proper operation. NOP commands must be registered on each positive clock edge during the Self Refresh exit interval  $t_{XSR}$ . For the description of ODT operation and specifications during self-refresh entry and exit, see section On-Die Termination on page 63.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh.

#### 4.9 Self Refresh operation (cont'd)



NOTE 1 Input clock frequency may be changed or can be stopped or floated during self-refresh, provided that upon exiting self-refresh, the clock is stable and within specified limits for a minimum of 2 clocks of stable clock are provided and the clock frequency is between the minimum and maximum frequency for the speed grade in use.

NOTE 2 Device must be in the “All banks idle” state prior to entering Self Refresh mode.

NOTE 3  $t_{XSR}$  begins at the rising edge of the clock after CKE is driven HIGH.

NOTE 4 A valid command may be issued only after  $t_{XSR}$  is satisfied. NOPs shall be issued during  $t_{XSR}$ .

**Figure 31 — LPDDR3: Self-Refresh Operation**

#### 4.9.1 Partial Array Self-Refresh (PASR)

##### 4.9.1.1 PASR Bank Masking

The LPDDR3 SDRAM has eight banks (additional banks may be required for higher densities). Each bank of an LPDDR3 SDRAM can be independently configured whether a self refresh operation is taking place. One mode register unit of 8 bits, accessible via MRW command, is assigned to program the bank masking status of each bank up to 8 banks. For bank masking bit assignments, see [MR16](#).

The mask bit to the bank controls a refresh operation of entire memory within the bank. If a bank is masked via MRW, a refresh operation to the entire bank is blocked and data retention by a bank is not guaranteed in self refresh mode. To enable a refresh operation to a bank, a coupled mask bit has to be programmed, “unmasked”. When a bank mask bit is unmasked, a refresh to a bank is determined by the programmed status of segment mask bits, which is described in the following chapter.

##### 4.9.1.2 PASR Segment Masking

A segment masking scheme may be used in lieu of or in combination with the bank masking scheme in LPDDR3 SDRAM. LPDDR3 devices utilize eight segments per bank. For segment masking bit assignments, see [MR17](#).

For those refresh-enabled banks, a refresh operation to the address range which is represented by a segment is blocked when the mask bit to this segment is programmed, “masked”. Programming of segment mask bits is similar to the one of bank mask bits. Eight segments are used as listed in [MR17](#). One mode register unit is used for the programming of segment mask bits up to 8 bits. One more mode register unit may be reserved for future use. Programming of bits in the reserved registers has no effect on the device operation.

#### 4.9 Self Refresh operation (cont'd)

**Table 13 — Example of Bank and Segment Masking use in LPDDR3 devices**


	Segment Mask (MR17)	Bank 0	Bank 1	Bank 2	Bank 3	Bank 4	Bank 5	Bank 6	Bank 7
Bank Mask (MR16)		0	1	0	0	0	0	0	1
Segment 0	0		M						M
Segment 1	0		M						M
Segment 2	1	M	M	M	M	M	M	M	M
Segment 3	0		M						M
Segment 4	0		M						M
Segment 5	0		M						M
Segment 6	0		M						M
Segment 7	1	M	M	M	M	M	M	M	M

NOTE 1 This table illustrates an example of an 8-bank LPDDR3 device, when a refresh operation to bank 1 and bank 7, as well as segment 2 and segment 7 are masked.

#### 4.10 Mode Register Read (MRR) Command

The Mode Register Read (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS<sub>n</sub> LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after  $RL \times t_{CK} + t_{DQSCK} + t_{DQSQ}$  following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in the DQ Calibration specification. All DQS are toggled for the duration of the mode register read burst.

The MRR command has a burst length of eight. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted.



NOTE 1 MRRs to DQ calibration registers **MR32** and **MR40** are described in DQ calibration section.

NOTE 2 Only the NOP command is supported during  $t_{MRR}$ .


NOTE 3 Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[8:MAX] contain valid but undefined data for the duration of the MRR burst.

NOTE 4 Minimum Mode Register Read to write latency is  $RL + RU(t_{DQSCK_{max}}/t_{CK}) + 8/2 + 1$  - WL clock cycles.

NOTE 5 Minimum Mode Register Read to Mode Register Write latency is  $RL + RU(t_{DQSCK_{max}}/t_{CK}) + 8/2 + 1$  clock cycles.

NOTE 6 In this example,  $RL = 8$  for illustration purposes only.

**Figure 32 — Mode Register Read timing example:  $RL = 8$**




NOTE 1 Only the NOP command is supported during  $t_{MRR}$ .

NOTE 2 The minimum number of clock cycles from the burst READ command to the MRR command is  $BL/2$ .

**Figure 33 — READ to MRR Timing**

#### 4.10 Mode Register Read Command (cont'd)

After a prior READ command, the MRR command must not be issued earlier than  $BL/2$  clock cycles, or  $WL + 1 + BL/2 + RU(t_{WTR}/t_{CK})$  clock cycles after a prior WRITE command, as READ bursts and WRITE bursts must not be truncated by MRR.




NOTE 1 The minimum number of clock cycles from the burst WRITE command to the MRR command is  $[WL + 1 + BL/2 + RU(t_{WTR}/t_{CK})]$ .

NOTE 2 Only the NOP command is supported during  $t_{MRR}$ .

**Figure 34 — Burst Write Followed by MRR**

#### MRR Following Idle Power-Down State

Following the idle power-down state, an additional time,  $t_{MRRi}$ , is required prior to issuing the mode register read (MRR) command. This additional time (equivalent to  $t_{RCD}$ ) is required in order to be able to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from standby, idle power-down mode.



Notes:

1. Any valid command from the idle state except MRR
2.  $t_{MRRi} = t_{RCD}$

**Figure 35 — MRR Following Power-Down Idle State**

#### 4.10.1 Temperature Sensor

LPDDR3 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing de-rating is required in the elevated temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device  $T_{\text{OPER}}$  (Table 32) may be used to determine whether operating temperature requirements are being met.

LPDDR3 devices shall monitor device temperature and update MR4 according to  $t_{\text{TSI}}$ . Upon exiting self-refresh or power-down, the device temperature status bits shall be no older than  $t_{\text{TSI}}$ .

When using the temperature sensor, the actual device case temperature may be higher than the  $T_{\text{OPER}}$  specification (Table 32) that applies for the standard or elevated temperature ranges. For example,  $T_{\text{CASE}}$  may be above 85 °C when MR4[2:0] equals 011B. LPDDR3 devices shall allow for 2 °C temperature margin between the point at which the device updates the MR4 value and the point at which the controller re-configures the system accordingly. In the case of tight thermal coupling of the memory device to external hot spots, the maximum device temperature might be higher than what is indicated by MR4.

To assure proper operation using the temperature sensor, applications should consider the following factors:

- TempGradient is the maximum temperature gradient experienced by the memory device at the temperature of interest over a range of 2 °C.
- ReadInterval is the time period between MR4 reads from the system.
- TempSensorInterval ( $t_{\text{TSI}}$ ) is maximum delay between internal updates of MR4.
- SysRespDelay is the maximum time between a read of MR4 and the response by the system.

In order to determine the required frequency of polling MR4, the system shall use the maximum TempGradient and the maximum response time of the system using the following equation:

$$\text{TempGradient} \times (\text{ReadInterval} + t_{\text{TSI}} + \text{SysRespDelay}) \leq 2C$$

**Table 14 — Temperature Sensor**

Parameter	Symbol	Max/Min	Value	Unit	Notes
System Temperature Gradient	TempGradient	Max	System Dependent	°C/s	
MR4 Read Interval	ReadInterval	Max	System Dependent	ms	
Temperature Sensor Interval	$t_{\text{TSI}}$	Max	32	ms	
System Response Delay	SysRespDelay	Max	System Dependent	ms	
Device Temperature Margin	TempMargin	Max	2	°C	

For example, if TempGradient is 10°C/s and the SysRespDelay is 1 ms:

$$\frac{10C}{s} \times (\text{ReadInterval} + 32\text{ms} + 1\text{ms}) \leq 2C$$

In this case, ReadInterval shall be no greater than 167 ms.

4.10.1 Temperature Sensor (cont'd)




Figure 36 — Temp Sensor Timing

4.10.2 DQ Calibration

LPDDR3 devices feature a DQ Calibration function that outputs one of two predefined system timing calibration patterns. A Mode Register Read to MR32 (Pattern “A”) or MR40 (Pattern “B”) will return the specified pattern on DQ[0] and DQ[8] for x16 devices, and DQ[0], DQ[8], DQ[16], and DQ[24] for x32 devices. For x16 devices, DQ[7:1] and DQ[15:9] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] may optionally drive the same information as DQ[0] or may drive 0b during the MRR burst..

Table 15 — Data Calibration Pattern Description

	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3	Bit Time 4	Bit Time 5	Bit Time 6	Bit Time 7
Pattern “A” (MR32)	1	0	1	0	1	0	1	0
Pattern “B” (MR40)	0	0	1	1	0	0	1	1

#### 4.10.2 DQ Calibration (cont'd)





Figure 37 — DQ Calibration Timing

#### 4.11 Mode Register Write (MRW) Command

The Mode Register Write (MRW) command is used to write configuration data to mode registers. The MRW command is initiated with CS\_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f-CA0f, CA9r-CA4r. The data to be written to the mode register is contained in CA9f-CA2f. The MRW command period is defined by  $t_{MRW}$ . Mode register WRITES to read-only registers have no impact on the functionality of the device.



NOTE 1 At time Ty, the device is in the idle state.

NOTE 2 Only the NOP command is supported during  $t_{MRW}$ .

Figure 38 — Mode Register Write Timing



#### 4.11.1 Mode Register Write

MRW can only be issued when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE-ALL command.


##### 4.11.1.1 MRW RESET

The MRW RESET command brings the device to the device auto-initialization (resetting) state in the power-on initialization sequence. The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. After MRW RESET, boot timings must be observed until the device initialization sequence is complete and the device is in the idle state. Array data is undefined after the MRW RESET command.

If the initialization is to be performed at-speed (greater than the recommended boot clock frequency), then CA Training may be necessary to ensure setup and hold timings. Since the MRW RESET command is required prior to CA Training it may be difficult to meet setup and hold requirements. User may however choose the OP code 0xFC<sub>H</sub>. This encoding ensures that no transitions are required on the CA bus between rising and falling clock edge. Prior to CA Training, it is recommended to hold the CA bus stable for one cycle prior to, and one cycle after, the issuance of the MRW RESET command to ensure setup and hold timings on the CA bus.

**Table 16 — Truth Table for Mode Register Read (MRR) and Mode Register Write (MRW)**

Current State	Command	Intermediate State	Next State
All Banks Idle	MRR	Mode Register Reading (All Banks Idle)	All Banks Idle
	MRW	Mode Register Writing (All Banks Idle)	All Banks Idle
	MRW (RESET)	Resetting (Device Auto-Init)	All Banks Idle
Bank(s) Active	MRR	Mode Register Reading (Bank(s) Active)	Bank(s) Active
	MRW	Not Allowed	Not Allowed
	MRW (RESET)	Not Allowed	Not Allowed



NOTE 1 Optional MRW RESET command and optional CS<sub>n</sub> assertion are allowed, When optional MRW RESET command is used, t<sub>INIT4</sub> starts at T<sub>d'</sub>.

**Figure 39 — Mode Register Write Timing for MRW RESET**

#### 4.11.2 Mode Register Write ZQ Calibration Command

The MRW command is used to initiate the ZQ calibration command. This command is used to calibrate the output driver impedance and on-die termination across process, temperature, and voltage. LPDDR3 devices support ZQ calibration.

There are four ZQ calibration commands and related timings:  $t_{ZQINIT}$ ,  $t_{ZQRESET}$ ,  $t_{ZQCL}$ , and  $t_{ZQCS}$ .  $t_{ZQINIT}$  is for initialization calibration;  $t_{ZQRESET}$  is for resetting ZQ to the default output impedance;  $t_{ZQCL}$  is for long calibration(s); and  $t_{ZQCS}$  is for short calibration(s).

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR3. ZQINIT provides an output impedance accuracy of  $\pm 15$  percent. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of  $\pm 15$  percent. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system. The ZQ reset command (ZQRESET) resets the output impedance calibration to a default accuracy of  $\pm 30\%$  across process, voltage, and temperature. This command is used to ensure output impedance accuracy to  $\pm 30\%$  when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQCorrection) of output impedance errors within  $t_{ZQCS}$  for all speed bins, assuming the maximum sensitivities specified are met. The appropriate interval between ZQCS commands can be determined from using these tables and system-specific parameters.

LPDDR3 devices are subject to temperature drift rate ( $T_{driftrate}$ ) and voltage drift rate ( $V_{driftrate}$ ) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:


$$\frac{ZQCorrection}{(TSens \times Tdriftrate) + (VSens \times Vdriftrate)} = CalibrationInterval$$

Where  $T_{sens} = \text{MAX}(dR_{ONdT})$  and  $V_{sens} = \text{MAX}(dR_{ONdV})$  define temperature and voltage sensitivities.

For example, if  $T_{sens} = 0.75\%/^{\circ}\text{C}$ ,  $V_{sens} = 0.20\%/mV$ ,  $T_{driftrate} = 1^{\circ}\text{C/sec}$ , and  $V_{driftrate} = 15mV/sec$ , then the interval between ZQCS commands is calculated as:

$$\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s$$

A ZQ calibration command can only be issued when the device is in the idle state with all banks precharged. ODT shall be disabled via the mode register or the ODT pin prior to issuing a ZQ calibration command. No other activities can be performed on the data bus and the data bus shall be un-terminated during calibration periods ( $t_{ZQINIT}$ ,  $t_{ZQCL}$ , or  $t_{ZQCS}$ ). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQ RESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption. In systems sharing a ZQ resistor between devices, the controller must prevent  $t_{ZQINIT}$ ,  $t_{ZQCS}$ , and  $t_{ZQCL}$  overlap between the devices. ZQ RESET overlap is acceptable.




NOTE 1 Only the NOP command is supported during ZQ calibration.

NOTE 2 CKE must be registered HIGH continuously during the calibration period.

NOTE 3 All devices connected to the DQ bus should be High-Z during the calibration process.

**Figure 40 — ZQ Initialization Timing**

#### 4.11.2 Mode Register Write ZQ Calibration Command (cont'd)




NOTE 1 Only the NOP command is supported during ZQ calibration.

NOTE 2 CKE must be registered HIGH continuously during the calibration period.

NOTE 3 All devices connected to the DQ bus should be High-Z during the calibration process.

**Figure 41 — ZQ Calibration Short Timing**




NOTE 1 Only the NOP command is supported during ZQ calibration.

NOTE 2 CKE must be registered HIGH continuously during the calibration period.

NOTE 3 All devices connected to the DQ bus should be High-Z during the calibration process.

**Figure 42 — ZQ Calibration Long Timing**



NOTE 1 Only the NOP command is supported during ZQ calibration.

NOTE 2 CKE must be registered HIGH continuously during the calibration period.

NOTE 3 All devices connected to the DQ bus should be High-Z during the calibration process.

**Figure 43 — ZQ Calibration Reset Timing**

#### 4.11.2 Mode Register Write ZQ Calibration Command (cont'd)

##### 4.11.2.1 ZQ External Resistor Value, Tolerance, and Capacitive Loading


To use the ZQ calibration function, an  $R_{ZQ} \pm 1\%$  tolerance external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device or one resistor can be shared between multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see Table 55).

#### 4.11.3 Mode Register Write - CA Training Mode

Because CA inputs operate as double data rate, it may be difficult for memory controller to satisfy CA input setup/hold timings at higher frequency. A CA Training mechanism is provided.

##### 4.11.3.1 CA Training Sequence

- CA Training mode entry: Mode Register Write to MR41
- CA Training session: Calibrate CA0, CA1, CA2, CA3, CA5, CA6, CA7 and CA8 (see Table 19)
- CA to DQ mapping change: Mode Register Write to MR48
- Additional CA Training session: Calibrate remaining CA pins (CA4 and CA9) (see Table 21)
- CA Training mode exit: Mode Register Write to MR42



NOTE 1 Unused DQ must be valid HIGH or LOW during data output period. Unused DQ may transition at the same time as the active DQ. DQS must remain static and not transition.

NOTE 2 CA to DQ mapping change via MR48 omitted here for clarity of the timing diagram. Both MR41 and MR48 training sequences must be completed before exiting the training mode (MR42). To enable a CA to DQ mapping change, CKE must be driven HIGH prior to issuance of the MRW 48 command.

NOTE 3 Because data out control is asynchronous and will be an analog delay from when all the CA data is available,  $t_{ADR}$  and  $t_{MRZ}$  are defined from CK\_t falling edge.

NOTE 4 It is recommended to hold the CA bus stable for one cycle prior to and one cycle after the issuance of the MRW CA training entry/exit command to ensure setup and hold timings on the CA bus.

NOTE 5 Clock phase may be adjusted in CA training mode while CS\_n is high and CKE is low resulting in an irregular clock with shorter/longer periods and pulse widths.

NOTE 6 Optional MRW 41, 48, 42 command and CA calibration command are allowed. To complement these optional commands, optional CS\_n assertions are also allowed. All timing must comprehend these optional CS\_n assertions:

- $t_{ADR}$  starts at the falling clock edge after the last registered CS\_n assertion.
- $t_{CACD}$ ,  $t_{CACKEL}$ ,  $t_{CAMRD}$  start with the rising clock edge of the last CS\_n assertion.
- $t_{CAENT}$ ,  $t_{CAEXT}$  need to be met by the first CS\_n assertion.
- $t_{MRZ}$  will be met after the falling clock edge following the first CS\_n assertion with exit (MRW#42) command.

**Figure 44 — CA Training Timing chart**

#### 4.11.3.1 CA Training Sequence (cont'd)

The LPDDR3 SDRAM may not properly recognize a Mode Register Write command at normal operation frequency before CA Training is finished. Special encodings are provided for CA Training mode enable/disable. [MR41](#) and [MR42](#) encodings are selected so that rising edge and falling edge values are the same. The LPDDR3 SDRAM will recognize MR41 and MR42 at normal operation frequency even before CA timing adjustment is finished.

Calibration data will be output through DQ pins. CA to DQ mapping is described in [Table 19](#).

After timing calibration with MR41 is finished, users will issue MRW to MR48 and calibrate remaining CA pins (CA4 and CA9) using (DQ0/DQ1 and DQ8/DQ9) as calibration data output pins (see [Table 21](#)).

CA Training timing values are specified in [Table 64](#).

**Table 17 — CA Training mode enable ( MR41(29H, 0010 1001B), OP=A4H(1010 0100B) )**

	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
Rising Edge	L	L	L	L	H	L	L	H	L	H
Falling Edge	L	L	L	L	H	L	L	H	L	H

**Table 18 — CA Training mode disable (MR42(2AH,0010 1010B),OP=A8H(1010 1000B) )**

	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
Rising Edge	L	L	L	L	L	H	L	H	L	H
Falling Edge	L	L	L	L	L	H	L	H	L	H

**Table 19 — CA to DQ mapping (CA Training mode enabled with MR41)**

CA0	CA1	CA2	CA3	CA5	CA6	CA7	CA8	Clock edge
DQ0	DQ2	DQ4	DQ6	DQ8	DQ10	DQ12	DQ14	CK_t rising edge
DQ1	DQ3	DQ5	DQ7	DQ9	DQ11	DQ13	DQ15	CK_t falling edge

**Table 20 — CA Training mode enable ( MR48(30H, 0011 0000B), OP=C0H(1100 0000B) )**

	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9
Rising Edge	L	L	L	L	L	L	L	L	H	H
Falling Edge	L	L	L	L	L	L	L	L	H	H

**Table 21 — CA to DQ mapping (CA Training mode is enabled with MR48)**

CA4	CA9	Clock edge
DQ0	DQ8	CK_t rising edge
DQ1	DQ9	CK_t falling edge

NOTE 1 Other DQs must have valid output (either HIGH or LOW)

#### 4.11.4 Mode Register Write - WR Leveling Mode

In order to provide for improved signal integrity performance, the LPDDR3 SDRAM provides a write leveling feature to compensate for timing skew, affecting timing parameters such as  $t_{DQSS}$ ,  $t_{DSS}$ , and  $t_{DSH}$ .


The memory controller uses the write leveling feature to receive feedback from the SDRAM allowing it to adjust the clock to data strobe signal relationship for each DQS<sub>t</sub>/DQS<sub>c</sub> signal pair. The memory controller performing the leveling must have adjustable delay setting on DQS<sub>t</sub>/DQS<sub>c</sub> signal pair to align the rising edge of DQS signals with that of the clock signal at the DRAM pin. The DRAM asynchronously feeds back CLK, sampled with the rising edge of DQS signals. The controller repeatedly delays DQS signals until a transition from 0 to 1 is detected. The DQS signals delay established through this exercise ensures the  $t_{DQSS}$  specification can be met.

All DQS signals may have to be leveled independently. During Write Leveling operations each DQS signal latches the clock with a rising strobe edge and drives the result on all DQ[n] of its respective byte.

The LPDDR3 SDRAM enters into write leveling mode when mode register [MR2\[7\]](#) is set HIGH. When entering write leveling mode, the state of the DQ pins is undefined. During write leveling mode, only NOP commands are allowed, or MRW command to exit write leveling operation. Upon completion of the write leveling operation, the DRAM exits from write leveling mode when MR2[7] is reset LOW.

The controller will drive DQS<sub>t</sub> LOW and DQS<sub>c</sub> HIGH after a delay of  $t_{WLDQSEN}$ . After time  $t_{WLMRD}$ , the controller provides DQS signal input which is used by the DRAM to sample the clock signal driven from the controller. The delay time  $t_{WLMRD(max)}$  is controller dependent. The DRAM samples the clock input with the rising edge of DQS and provides asynchronous feedback on all the DQ bits after time  $t_{WLO}$ . The controller samples this information and either increment or decrement the DQS<sub>t</sub> and/or DQS<sub>c</sub> delay settings and launches the next DQS/DQS# pulse. The sample time and trigger time is controller dependent. Once the following DQS<sub>t</sub>/DQS<sub>c</sub> transition is sampled, the controller locks the strobe delay settings, and write leveling is achieved for the device. [Figure 45](#) describes the timing for the write leveling operation.

**Figure 45 — Write Leveling Timing**




## 4.12 On-Die Termination

ODT (On-Die Termination) is a feature of the LPDDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS<sub>t</sub>, DQS<sub>c</sub> and DM via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. Unlike other command inputs, the ODT pin directly controls ODT operation and is not sampled by the clock.

The ODT feature is turned off and not supported in Self-Refresh and Deep Power Down modes. ODT operation can optionally be enabled during CKE Power Down via a mode register. Note that if ODT is enabled during Power Down mode VDDQ may not be turned off during Power Down. The DRAM will also disable termination during read operations.

A simple functional representation of the DRAM ODT feature is shown in Figure 46.



**Figure 46 — Functional Representation of ODT**

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other mode register control information. The value of  $R_{TT}$  is determined by the settings of Mode Register bits. The ODT pin will be ignored if the Mode Register MR11 is programmed to disable ODT, in self-refresh, in deep power down, in CKE power down (mode register option) and during read operations.

### 4.12.1 ODT Mode Register

The ODT Mode is enabled if MR11 OP<1:0> are non zero. In this case, the value of  $R_{TT}$  is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP<1:0> are zero.

MR11 OP<2> determines whether ODT, if enabled through MR11 OP<1:0>, will operate during CKE power down.

### 4.12.2 Asynchronous ODT

The ODT feature is controlled asynchronously based on the status of the ODT pin, except ODT is off when:

- ODT is disabled through MR11 OP<1:0>
- DRAM is performing a read operation (RD or MRR)
- DRAM is in CKE Power Down and MR11 OP<2> is zero
- DRAM is in Self-Refresh or Deep Power Down modes.
- DRAM is in CA Training Mode.

In asynchronous ODT mode, the following timing parameters apply when ODT operation is controlled by the ODT pin:  $t_{ODT\text{on},\text{min},\text{max}}$ ,  $t_{ODT\text{off},\text{min},\text{max}}$ .

Minimum  $R_{TT}$  turn-on time ( $t_{ODT\text{on},\text{min}}$ ) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum  $R_{TT}$  turn on time ( $t_{ODT\text{on},\text{max}}$ ) is the point in time when the ODT resistance is fully on.  $t_{ODT\text{on},\text{min}}$  and  $t_{ODT\text{on},\text{max}}$  are measured from ODT pin high.

Minimum  $R_{TT}$  turn-off time ( $t_{ODT\text{off},\text{min}}$ ) is the point in time when the device termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time ( $t_{ODT\text{off},\text{max}}$ ) is the point in time when the on-die termination has reached high impedance.  $t_{ODT\text{off},\text{min}}$  and  $t_{ODT\text{off},\text{max}}$  are measured from ODT pin low.

### 4.12.3 ODT During Read Operations (RD or MRR)

During read operations, LPDDR3 SDRAM will disable termination and disable ODT control through the ODT pin. After read operations are completed, ODT control is resumed through the ODT pin (if ODT Mode is enabled).



## 4.12 On-Die Termination (cont'd)

### 4.12.4 ODT During Power Down

When MR11 OP<2> is zero, termination control through the ODT pin will be disabled when the DRAM enters CKE power down. After a power down command is registered, termination will be disabled within a time window specified by  $t_{ODTd,min,max}$ . After a power down exit command is registered, termination will be enabled within a time window specified by  $t_{ODTe,min,max}$ .

Minimum  $R_{TT}$  disable time ( $t_{ODTd,min}$ ) is the point in time when the device termination circuit will no longer be controlled by the ODT pin. Maximum ODT disable time ( $t_{ODTd,max}$ ) is the point in time when the on-die termination will be in high impedance.

Minimum  $R_{TT}$  enable time ( $t_{ODTe,min}$ ) is the point in time when the device termination circuit will no longer be in high impedance. The ODT pin shall control the device termination circuit after maximum ODT enable time ( $t_{ODTe,max}$ ) is satisfied.

When MR11 OP<2> is enabled and MR11 OP<1:0> are non zero, ODT operation is supported during CKE power down with ODT control through the ODT pin.

### 4.12.5 ODT During Self Refresh

LPDDR3 SDRAM disables the ODT function during self refresh. After a self refresh command is registered, termination will be disabled within a time window specified by  $t_{ODTd,min,max}$ . After a self refresh exit command is registered, termination will be enabled within a time window specified by  $t_{ODTe,min,max}$ .

### 4.12.6 ODT During Deep Power Down

LPDDR3 SDRAM disables the ODT function during deep power down. After a deep power down command is registered, termination will be disabled within a time window specified by  $t_{ODTd,min,max}$ .

### 4.12.7 ODT During CA Training and Write Leveling

During CA Training Mode, LPDDR3 SDRAM will disable on-die termination and ignore the state of the ODT control pin. For ODT operation during Write Leveling mode, refer to Table 22 for termination activation and deactivation for DQ and DQS\_t/DQS\_c.

**Table 22 — DRAM Termination Function In Write Leveling Mode**

ODT pin	DQS_t/DQS_c termination	DQ termination
de-asserted	OFF	OFF
asserted	ON	OFF

If ODT is enabled, the ODT pin must be high, in Write Leveling mode.


**Table 23 — ODT States Truth Table**

	Write	Read/ DQ Cal	ZQ Cal	CA Training	Write Level
DQ Termination	Enabled	Disabled	Disabled	Disabled	Disabled
DQS Termination	Enabled	Disabled	Disabled	Disabled	Enabled


NOTE 1 ODT is enabled with MR11[1:0]=01b, 10b, or 11b and ODT pin HIGH. ODT is disabled with MR11[1:0]=00b or ODT pin LOW.



#### 4.12 On-Die Termination (cont'd)




**Figure 47 — Asynchronous ODT Timing Example for RL = 12**



NOTE 1 The automatic  $R_{TT}$  turn-off delay,  $t_{AODToff}$ , is referenced from the rising edge of “RL-2” clock at  $T_{m-2}$ .

NOTE 2 The automatic  $R_{TT}$  turn-on delay,  $t_{AODTon}$ , is referenced from the rising edge of “RL+ BL/2” clock at  $T_{m+4}$ .

**Figure 48 — Automatic ODT Timing During READ Operation Example for RL =  $m$**




NOTE 1 Upon exit of Deep Power Down mode, a complete power-up initialization sequence is required.


**Figure 49 — ODT Timing During Power Down, Self Refresh, Deep Power Down Entry/Exit Example**

### Figure 50 — Basic Power-Down Entry and Exit Timing

#### 4.13 Power-down (cont'd)




**Figure 51 — CKE-Intensive Environment**



NOTE 1 The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.


**Figure 52 — REFRESH-to-REFRESH Timing in CKE-Intensive Environments**



NOTE 1 CKE must be held HIGH until the end of the burst operation.

NOTE 2 CKE can be registered LOW at  $RL + RU(t_{DQSCK(MAX)}/t_{CK}) + BL/2 + 1$  clock cycles after the clock on which the READ command is registered.

**Figure 53 — READ to Power-Down Entry**

**4.13 Power-down (cont'd)**


NOTE 1 CKE must be held HIGH until the end of the burst operation.

NOTE 2 CKE can be registered LOW at  $RL + RU(t_{DQSCk}/t_{CK}) + BL/2 + 1$  clock cycles after the clock on which the READ command is registered.

NOTE 3  $BL/2$  with  $t_{RTP} = 7.5\text{ns}$  and  $t_{RAS(MIN)}$  is satisfied.


NOTE 4 Start internal PRECHARGE.

**Figure 54 — READ with Auto Precharge to Power-Down Entry**



NOTE 1 CKE can be registered LOW at  $WL + 1 + BL/2 + RU(t_{WR}/t_{CK})$  clock cycles after the clock on which the WRITE command is registered.

**Figure 55 — WRITE to Power-Down Entry**




NOTE 1 CKE can be registered LOW at  $WL + 1 + BL/2 + RU(t_{WR}/t_{CK}) + 1$  clock cycles after the WRITE command is registered.

NOTE 2 Start internal PRECHARGE.


**Figure 56 — WRITE with Auto Precharge to Power-Down Entry**

#### 4.13 Power-down (cont'd)




NOTE 1 CKE can go LOW  $t_{IHCKE}$  after the clock on which the REFRESH command is registered.

**Figure 57 — REFRESH Command to Power-Down Entry**




NOTE 1 CKE can go LOW at  $t_{IHCKE}$  after the clock on which the ACTIVATE command is registered.

**Figure 58 — ACTIVATE Command to Power-Down Entry**




NOTE 1 CKE can go LOW  $t_{IHCKE}$  after the clock on which the PRECHARGE command is registered.

**Figure 59 — PRECHARGE Command to Power-Down Entry**

**4.13 Power-down (cont'd)**

NOTE 1 CKE can be registered LOW  $RL + RU(t_{DQSCk}/t_{CK}) + BL/2 + 1$  clock cycles after the clock on which the MRR command is registered.

NOTE 2 CKE should be held high until the end of the burst operation.

**Figure 60 — MRR to Power-Down Entry**

NOTE 1 CKE can be registered LOW  $t_{MRW}$  after the clock on which the MRW command is registered.


**Figure 61 — MRW to Power-Down Entry**

#### 4.14 Deep Power-Down

Deep Power-Down is entered when CKE is registered LOW with CS\_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of clock. All banks must be in idle state with no activity on the data bus prior to entering the Deep Power Down mode. During Deep Power-Down, CKE must be held LOW. The contents of the SDRAM will be lost upon entry into Deep Power-Down mode.

In Deep Power-Down mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry may be disabled within the SDRAM. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW, this timing period is defined as  $t_{CPDED}$ . CKE LOW will result in deactivation of command and address receivers after  $t_{CPDED}$  has expired. All power supplies must be within specified limits prior to exiting Deep Power-Down.  $V_{refDQ}$  and  $V_{refCA}$  may be at any level within minimum and maximum levels (see 5.1). However prior to exiting Deep Power-Down,  $V_{ref}$  must be within specified limits (See 6.1).

The Deep Power-Down state is exited when CKE is registered HIGH, while meeting  $t_{ISCKE}$  with a stable clock input. The SDRAM must be fully re-initialized as described in the power up initialization Sequence. The SDRAM is ready for normal operation after the initialization sequence is completed. For the description of ODT operation and specifications during DPD entry and exit, see 4.12.



NOTE 1 Initialization sequence may start at any time after  $T_c$ .

NOTE 2  $t_{INIT3}$ , and  $T_c$  refer to timings in the LPDDR3 initialization sequence. For more detail, see 3.3.

NOTE 3 Input clock frequency may be changed or the input clock can be stopped or floated during deep power-down, provided that upon exiting deep power-down, the clock is stable and within specified limits for a minimum of 2 clock cycles prior to deep power-down exit and the clock frequency is between the minimum and maximum frequency for the particular speed grade.

Figure 62 — LPDDR3: Deep power down entry and exit timing diagram

#### 4.15 Input clock stop and frequency change

LPDDR3 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions ( $t_{RCD}$ ,  $t_{RP}$ ) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of 2 clock cycles prior to CKE going HIGH.

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR3 devices support clock stop during CKE LOW under the following conditions:

- CK\_t is held LOW and CK\_c is held HIGH or both are floated during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions ( $t_{RCD}$ ,  $t_{RP}$ ) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of 2 clock cycles after CKE goes LOW;
- The clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of 2 clock cycles prior to CKE going HIGH.

LPDDR3 devices support input clock frequency change during CKE HIGH under the following conditions:

- $t_{CK(ABS)min}$  is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions ( $t_{RCD}$ ,  $t_{WR}$ ,  $t_{WRA}$ ,  $t_{RP}$ ,  $t_{MRW}$ ,  $t_{MRR}$ , etc.) have been met prior to changing the frequency;
- CS\_n shall be held HIGH during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR3 SDRAM is ready for normal operation after the clock satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $2 \cdot t_{CK} + t_{XP}$ .

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR3 devices support clock stop during CKE HIGH under the following conditions:

- CK\_t is held LOW and CK\_c is held HIGH during clock stop;
- CS\_n shall be held HIGH during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to stopping the clock;
- The related timing conditions ( $t_{RCD}$ ,  $t_{WR}$ ,  $t_{WRA}$ ,  $t_{RP}$ ,  $t_{MRW}$ ,  $t_{MRR}$ , etc.) have been met prior to stopping the clock;
- The LPDDR3 SDRAM is ready for normal operation after the clock is restarted and satisfies  $t_{CH(ABS)}$  and  $t_{CL(ABS)}$  for a minimum of  $2 \cdot t_{CK} + t_{XP}$ .



#### **4.16 No Operation command**

The purpose of the No Operation command (NOP) is to prevent the LPDDR3 device from registering any unwanted command between operations. Only when the CKE level is constant for clock cycle N-1 and clock cycle N, a NOP command may be issued at clock cycle N. A NOP command has two possible encodings:

1. CS\_n HIGH at the clock rising edge N.
2. CS\_n LOW and CA0, CA1, CA2 HIGH at the clock rising edge N.

The No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.

## 4.17 Truth tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

### 4.17.1 Command Truth Table

Table 24 — Command Truth Table

	SDR Command Pins			DDR CA pins (10)										
SDRAM Command	CKE		CS_N	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	CK_t EDGE
	CK_t(n-1)	CK_t(n)												
MRW	H	H	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	
			X	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	
			X	MA6	MA7	X								
Refresh (per bank)	H	H	L	L	L	H	L	X						
			X	X										
Refresh (all bank)	H	H	L	L	L	H	H	X						
			X	X										
Enter Self Refresh	H	L	L	L	L	H	X							
	X		X	X										
Activate (bank)	H	H	L	L	H	R8	R9	R10	R11	R12	BA0	BA1	BA2	
			X	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	
Write (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP <sup>3</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Read (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	
			X	AP <sup>3</sup>	C3	C4	C5	C6	C7	C8	C9	C10	C11	
Precharge <sup>11</sup> (per bank, all bank)	H	H	L	H	H	L	H	AB	X	X	BA0	BA1	BA2	
			X	X	X	X	X	X	X	X	X	X	X	
Enter Deep Power Down	H	L	L	H	H	L	X							
	X		X	X										
NOP	H	H	L	H	H	H	X							
			X	X										
Maintain PD, SREF, DPD (NOP) see note 4	L	L	L	H	H	H	X							
			X	X										
NOP	H	H	H	X										
			X	X										
Maintain PD, SREF, DPD see note 4	L	L	X	X										
			X	X										
Enter Power Down	H	L	H	X										
	X		X	X										
Exit PD, SREF, DPD	L	H	H	X										
	X		X	X										

#### 4.17.1 Command Truth Table (cont'd)

Notes to [Table 24](#)

NOTE 1 All LPDDR3 commands are defined by states of CS<sub>n</sub>, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

NOTE 2 Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon.

NOTE 3 AP “high” during a READ or WRITE command indicates that an auto-precharge will occur to the bank associated with the READ or WRITE command.

NOTE 4 “X” means “H or L (but a defined logic level)”, except when the LPDDR3 SDRAM is in PD, SREF, or DPD, in which case CS<sub>n</sub>, CK<sub>t</sub>/CK<sub>c</sub>, and CA can be floated after the required tCPDED time is satisfied, and until the required exit procedure is initiated as described in the respective entry/exit procedure, See also [Figure 31](#), [Figure 50](#) and [Figure 62](#).

NOTE 5 Self refresh exit and Deep Power Down exit are asynchronous.

NOTE 6  $V_{REF}$  must be between 0 and  $V_{DDQ}$  during Self Refresh and Deep Power Down operation.

NOTE 7 CA<sub>xr</sub> refers to command/address bit “x” on the rising edge of clock.

NOTE 8 CA<sub>xf</sub> refers to command/address bit “x” on the falling edge of clock.

NOTE 9 CS<sub>n</sub> and CKE are sampled at the rising edge of clock.

NOTE 10 The least-significant column address C0 is not transmitted on the CA bus, and is implied to be zero.

NOTE 11 AB “high” during Precharge command indicates that all bank Precharge will occur. In this case, Bank Address is do-not-care.

NOTE 12 When CS<sub>n</sub> is HIGH, LPDDR3 CA bus can be floated.

## 4.17.2 CKE Truth Table

Table 25 — LPDDR3: CKE Table<sup>1,2</sup>

Device Current State <sup>*3</sup>	CKE <sub>n-1</sub> <sup>*4</sup>	CKE <sub>n</sub> <sup>*4</sup>	CS <sub>n</sub> <sup>*5</sup>	Command n <sup>*6</sup>	Operation n <sup>*6</sup>	Device Next State	Notes
Active Power Down	L	L	X	X	Maintain Active Power Down	Active Power Down	
	L	H	H	NOP	Exit Active Power Down	Active	7
Idle Power Down	L	L	X	X	Maintain Idle Power Down	Idle Power Down	
	L	H	H	NOP	Exit Idle Power Down	Idle	7
Resetting Power Down	L	L	X	X	Maintain Resetting Power Down	Resetting Power Down	
	L	H	H	NOP	Exit Resetting Power Down	Idle or Resetting	7, 10
Deep Power Down	L	L	X	X	Maintain Deep Power Down	Deep Power Down	
	L	H	H	NOP	Exit Deep Power Down	Power On	9
Self Refresh	L	L	X	X	Maintain Self Refresh	Self Refresh	
	L	H	H	NOP	Exit Self Refresh	Idle	8
Bank(s) Active	H	L	H	NOP	Enter Active Power Down	Active Power Down	
All Banks Idle	H	L	H	NOP	Enter Idle Power Down	Idle Power Down	11
	H	L	L	Enter Self-Refresh	Enter Self Refresh	Self Refresh	
	H	L	L	Enter Deep Power Down	Enter Deep Power Down	Deep Power Down	
Resetting	H	L	H	NOP	Enter Resetting Power Down	Resetting Power Down	
	H	H	Refer to the Command Truth Table				

NOTE 1 All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

NOTE 2 'X' means 'Don't care'.

NOTE 3 "Current state" is the state of the LPDDR3 device immediately prior to clock edge n.

NOTE 4 "CKE<sub>n</sub>" is the logic state of CKE at clock rising edge n; "CKE<sub>n-1</sub>" was the state of CKE at the previous clock edge.

NOTE 5 "CS<sub>n</sub>" is the logic state of CS<sub>n</sub> at the clock rising edge n;

NOTE 6 "Command n" is the command registered at clock edge N, and "Operation n" is a result of "Command n".

NOTE 7 Power Down exit time ( $t_{XP}$ ) should elapse before a command other than NOP is issued. The clock must toggle at least twice during the  $t_{XP}$  period.

NOTE 8 Self-Refresh exit time ( $t_{XSR}$ ) should elapse before a command other than NOP is issued. The clock must toggle at least twice during the  $t_{XSR}$  time.

NOTE 9 The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.

NOTE 10 Upon exiting Resetting Power Down, the device will return to the Idle state if  $t_{INIT5}$  has expired.

NOTE 11 In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VDDQ.

### 4.17.3 State Truth Tables

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks.

**Table 26 — Current State Bank *n* - Command to Bank *n***

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
Idle	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
	Refresh (All Bank)	Begin to refresh	Refreshing(All Bank)	7
	MRW	Write value to Mode Register	MR Writing	7
	MRR	Read value from Mode Register	Idle MR Reading	
	Reset	Begin Device Auto-Initialization	Resetting	8
	Precharge	Deactivate row in bank or banks	Precharging	9, 14
Row Active	Read	Select column, and start read burst	Reading	11
	Write	Select column, and start write burst	Writing	11
	MRR	Read value from Mode Register	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	9
Reading	Read	Select column, and start new read burst	Reading	10, 11
	Write	Select column, and start write burst	Writing	10, 11, 12
Writing	Write	Select column, and start new write burst	Writing	10, 11
	Read	Select column, and start read burst	Reading	10, 11, 13
Power On	Reset	Begin Device Auto-Initialization	Resetting	8
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

NOTE 1 The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Power Down.

NOTE 2 All states and sequences not shown are illegal or reserved.

NOTE 3 Current State Definitions:

Idle: The bank or banks have been precharged, and  $t_{RP}$  has been met.

Active: A row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts / accesses and no register accesses are in progress.

Reading: A Read burst has been initiated, with Auto Precharge disabled.

Writing: A Write burst has been initiated, with Auto Precharge disabled.

NOTE 4 The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and Table 2, and according to Table 3.

Precharging: starts with the registration of a Precharge command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank will be in the idle state.

Row Activating: starts with registration of an Activate command and ends when  $t_{RCD}$  is met. Once  $t_{RCD}$  is met, the bank will be in the 'Active' state.

Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  has been met, the bank will be in the idle state.

Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  is met, the bank will be in the idle state.

NOTE 5 The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.

Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when  $t_{RFCpb}$  is met. Once  $t_{RFCpb}$  is met, the bank will be in an 'idle' state.

Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when  $t_{RFCab}$  is met. Once  $t_{RFCab}$  is met, the device will be in an 'all banks idle' state.

Idle MR Reading: starts with the registration of an MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of an MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Resetting state.

Active MR Reading: starts with the registration of an MRR command and ends when  $t_{MRR}$  has been met. Once  $t_{MRR}$  has been met, the bank will be in the Active state.

MR Writing: starts with the registration of an MRW command and ends when  $t_{MRW}$  has been met. Once  $t_{MRW}$  has been met, the bank will be in the Idle state.

Precharging All: starts with the registration of a Precharge-All command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank will be in the idle state.

NOTE 6 Bank-specific; requires that the bank is idle and no bursts are in progress.

NOTE 7 Not bank-specific; requires that all banks are idle and no bursts are in progress.

NOTE 8 Not bank-specific reset command is achieved through Mode Register Write command.

NOTE 9 This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.

NOTE 10 A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled.

NOTE 11 The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.

NOTE 12 A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.

NOTE 13 A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

NOTE 14 If a Precharge command is issued to a bank in the Idle state,  $t_{RP}$  shall still apply.

## 4.17.3 State Truth Tables (cont'd)

Table 27 — Current State Bank *n* - Command to Bank *m*

Current State of Bank <i>n</i>	Command for Bank <i>m</i>	Operation	Next State for Bank <i>m</i>	NOTES
Any	NOP	Continue previous operation	Current State of Bank <i>m</i>	
Idle	Any	Any command allowed to Bank <i>m</i>	-	18
Row Activating, Active, or Precharging	Activate	Select and activate row in Bank <i>m</i>	Active	6
	Read	Select column, and start read burst from Bank <i>m</i>	Reading	7
	Write	Select column, and start write burst to Bank <i>m</i>	Writing	7
	Precharge	Deactivate row in bank or banks	Precharging	8
	MRR	Read value from Mode Register	Idle MR Reading or Active MR Reading	9, 10, 12
Reading (Autoprecharge disabled)	Read	Select column, and start read burst from Bank <i>m</i>	Reading	7
	Write	Select column, and start write burst to Bank <i>m</i>	Writing	7, 13
	Activate	Select and activate row in Bank <i>m</i>	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
Writing (Autoprecharge disabled)	Read	Select column, and start read burst from Bank <i>m</i>	Reading	7, 15
	Write	Select column, and start write burst to Bank <i>m</i>	Writing	7
	Activate	Select and activate row in Bank <i>m</i>	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
Reading with Autoprecharge	Read	Select column, and start read burst from Bank <i>m</i>	Reading	7, 14
	Write	Select column, and start write burst to Bank <i>m</i>	Writing	7, 13, 14
	Activate	Select and activate row in Bank <i>m</i>	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
Writing with Autoprecharge	Read	Select column, and start read burst from Bank <i>m</i>	Reading	7, 14, 15
	Write	Select column, and start write burst to Bank <i>m</i>	Writing	7, 14
	Activate	Select and activate row in Bank <i>m</i>	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
Power On	Reset	Begin Device Auto-Initialization	Resetting	11, 16
Resetting	MRR	Read value from Mode Register	Resetting MR Reading	

NOTE 1 The table applies when both CKEn-1 and CKEn are HIGH, and after  $t_{XSR}$  or  $t_{XP}$  has been met if the previous state was Self Refresh or Power Down.

NOTE 2 All states and sequences not shown are illegal or reserved.

NOTE 3 Current State Definitions:

Idle: the bank has been precharged, and  $t_{RP}$  has been met.

Active: a row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts/accesses and no register accesses are in progress.

Reading: a Read burst has been initiated, with Auto Precharge disabled.

Writing: a Write burst has been initiated, with Auto Precharge disabled.

NOTE 4 Refresh, Self-Refresh, and Mode Register Write commands may only be issued when all bank are idle.

NOTE 5 The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

Idle MR Reading: starts with the registration of an MRR command and ends when  $t_{\text{MRR}}$  has been met. Once  $t_{\text{MRR}}$  has been met, the bank will be in the Idle state.

Resetting MR Reading: starts with the registration of an MRR command and ends when  $t_{\text{MRR}}$  has been met. Once  $t_{\text{MRR}}$  has been met, the bank will be in the Resetting state.

Active MR Reading: starts with the registration of an MRR command and ends when  $t_{\text{MRR}}$  has been met. Once  $t_{\text{MRR}}$  has been met, the bank will be in the Active state.

MR Writing: starts with the registration of an MRW command and ends when  $t_{\text{MRW}}$  has been met. Once  $t_{\text{MRW}}$  has been met, the bank will be in the Idle state.

NOTE 6  $t_{\text{RRD}}$  must be met between Activate command to Bank  $n$  and a subsequent Activate command to Bank  $m$ . Additionally, in the case of multiple banks activated,  $t_{\text{FAW}}$  must be satisfied.

NOTE 7 Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.

NOTE 8 This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.

NOTE 9 MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when  $t_{\text{RCD}}$  is met.)

NOTE 10 MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when  $t_{\text{RP}}$  is met.

NOTE 11 Not bank-specific; requires that all banks are idle and no bursts are in progress.

NOTE 12 The next state for Bank  $m$  depends on the current state of Bank  $m$  (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when an MRR is issued. Therefore, if Bank  $m$  is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon  $t_{\text{RCD}}$  and  $t_{\text{RP}}$  respectively.

NOTE 13 A Write command may be applied after the completion of the Read burst, burst terminates are not permitted..

NOTE 14 Read with auto precharge enabled or a Write with auto precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the precharge and auto-precharge clarification table are followed.

NOTE 15 A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

NOTE 16 Reset command is achieved through Mode Register Write command.

#### 4.17.3.1 Data Mask Truth Table

Table 28 provides the data mask truth table.

**Table 28 — DM truth table**

Name (Functional)	DM	DQs	Note
Write enable	L	Valid	1
Write inhibit	H	X	1

NOTE 1 Used to mask write data, provided coincident with the corresponding data.



## 5 Absolute Maximum Ratings

### 5.1 Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 29 — Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Units	Notes
$V_{DD1}$ supply voltage relative to $V_{SS}$	$V_{DD1}$	-0.4	2.3	V	1
$V_{DD2}$ supply voltage relative to $V_{SS}$	$V_{DD2}$	-0.4	1.6	V	1
$V_{DDCA}$ supply voltage relative to $V_{SSCA}$	$V_{DDCA}$	-0.4	1.6	V	1,2
$V_{DDQ}$ supply voltage relative to $V_{SSQ}$	$V_{DDQ}$	-0.4	1.6	V	1,3
Voltage on any ball relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.4	1.6	V	
Storage Temperature	$T_{STG}$	-55	125	°C	4

NOTE 1 See “Power-Ramp” in 3.3 for relationships between power supplies.

NOTE 2  $V_{REFCA} \leq 0.6 \times V_{DDCA}$ ; however,  $V_{REFCA}$  may be  $\geq V_{DDCA}$  provided that  $V_{REFCA} \leq 300\text{mV}$ .

NOTE 3  $V_{REFDQ} \leq 0.7 \times V_{DDQ}$ ; however,  $V_{REFDQ}$  may be  $\geq V_{DDQ}$  provided that  $V_{REFDQ} \leq 300\text{mV}$ .

NOTE 4 Storage Temperature is the case surface temperature on the center/top side of the LPDDR3 device. For the measurement conditions, please refer to JESD51-2.

## 6 AC & DC Operating Conditions

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR3 device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

### 6.1 Recommended DC Operating Conditions

**Table 30 — Recommended DC Operating Conditions**

Symbol	Voltage			DRAM	Unit
	Min	Typ	Max		
$V_{DD1}$	1.70	1.80	1.95	Core Power1	V
$V_{DD2}$	1.14	1.20	1.30	Core Power2	V
$V_{DDCA}$	1.14	1.20	1.30	Input Buffer Power	V
$V_{DDQ}$	1.14	1.20	1.30	I/O Buffer Power	V

NOTE 1  $V_{DD1}$  uses significantly less current than  $V_{DD2}$ .

NOTE 2 The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 1MHz at the DRAM package ball.

### 6.2 Input Leakage Current

**Table 31 — Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	$I_L$	-2	2	uA	1, 2
$V_{REF}$ supply leakage current	$I_{VREF}$	-1	1	uA	3, 4

NOTE 1 For CA, CKE, CS\_n, CK\_t, CK\_c. Any input  $0V \leq V_{IN} \leq V_{DDCA}$  (All other pins not under test = 0V)

NOTE 2 Although DM is for input only, the DM leakage shall match the DQ and DQS\_t/DQS\_c output leakage specification.

NOTE 3 The minimum limit requirement is for testing purposes. The leakage current on  $V_{REFCA}$  and  $V_{REFDQ}$  pins should be minimal.

NOTE 4  $V_{REFDQ} = V_{DDQ}/2$  or  $V_{REFCA} = V_{DDCA}/2$ . (All other pins not under test = 0V)

### 6.3 Operating Temperature Range

**Table 32 — Operating Temperature Range**

Parameter/Condition	Symbol	Min	Max	Unit
Standard	$T_{OPER}$	-25	85	°C
Elevated		85	105	°C

NOTE 1 Operating Temperature is the case surface temperature on the center-top side of the LPDDR3 device. For the measurement conditions, please refer to JESD51-2.

NOTE 2 Some applications require operation of LPDDR3 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 105 °C case temperature. For LPDDR3 devices, derating may be necessary to operate in this range. See [MR4](#).

NOTE 3 Either the device case temperature rating or the temperature sensor (see [4.10.1](#)) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the  $T_{OPER}$  rating that applies for the Standard or Elevated Temperature Ranges. For example,  $T_{CASE}$  may be above 85 °C when the temperature sensor indicates a temperature of less than 85 °C.

## 7 AC and DC Input Measurement Levels

### 7.1 AC and DC Logic Input Levels for Single-Ended Signals

#### 7.1.1 AC and DC Input Levels for Single-Ended CA and CS\_n Signals

**Table 33 — Single-Ended AC and DC Input Levels for CA and CS\_n Inputs**

Symbol	Parameter	1333/1600		1866/2133		Unit	Notes
		Min	Max	Min	Max		
$V_{IHCA}(AC)$	AC input logic high	$V_{Ref} + 0.150$	Note 2	$V_{Ref} + 0.135$	Note 2	V	1, 2
$V_{ILCA}(AC)$	AC input logic low	Note 2	$V_{Ref} - 0.150$	Note 2	$V_{Ref} - 0.135$	V	1, 2
$V_{IHCA}(DC)$	DC input logic high	$V_{Ref} + 0.100$	$V_{DDCA}$	$V_{Ref} + 0.100$	$V_{DDCA}$	V	1
$V_{ILCA}(DC)$	DC input logic low	$V_{SSCA}$	$V_{Ref} - 0.100$	$V_{SSCA}$	$V_{Ref} - 0.100$	V	1
$V_{RefCA}(DC)$	Reference Voltage for CA and CS_n inputs	$0.49 * V_{DDCA}$	$0.51 * V_{DDCA}$	$0.49 * V_{DDCA}$	$0.51 * V_{DDCA}$	V	3, 4

NOTE 1 For CA and CS\_n input only pins.  $V_{Ref} = V_{RefCA}(DC)$ .

NOTE 2 [8.5, Overshoot and Undershoot Specifications](#)

NOTE 3 The ac peak noise on  $V_{RefCA}$  may not allow  $V_{RefCA}$  to deviate from  $V_{RefCA}(DC)$  by more than +/-1%  $V_{DDCA}$  (for reference: approx. +/- 12 mV).

NOTE 4 For reference: approx.  $V_{DDCA}/2$  +/- 12 mV.

#### 7.1.2 AC and DC Input Levels for CKE

**Table 34 — Single-Ended AC and DC Input Levels for CKE**

Symbol	Parameter	Min	Max	Unit	Notes
$V_{IHCKE}$	CKE Input High Level	$0.65 * V_{DDCA}$	Note 1	V	1
$V_{ILCKE}$	CKE Input Low Level	Note 1	$0.35 * V_{DDCA}$	V	1

NOTE 1 [8.5, Overshoot and Undershoot Specifications](#)

#### 7.1.3 AC and DC Input Levels for Single-Ended Data Signals

**Table 35 — Single-Ended AC and DC Input Levels for DQ and DM**

Symbol	Parameter	1333/1600		1866/2133		Unit	Notes
		Min	Max	Min	Max		
$V_{IHDQ}(AC)$	AC input logic high	$V_{Ref} + 0.150$	Note 2	$V_{Ref} + 0.135$	Note 2	V	1, 2, 5
$V_{ILDQ}(AC)$	AC input logic low	Note 2	$V_{Ref} - 0.150$	Note 2	$V_{Ref} - 0.135$	V	1, 2, 5
$V_{IHDQ}(DC)$	DC input logic high	$V_{Ref} + 0.100$	$V_{DDQ}$	$V_{Ref} + 0.100$	$V_{DDQ}$	V	1
$V_{ILDQ}(DC)$	DC input logic low	$V_{SSQ}$	$V_{Ref} - 0.100$	$V_{SSQ}$	$V_{Ref} - 0.100$	V	1
$V_{RefDQ}(DC)$ (DQ ODT disabled)	Reference Voltage for DQ, DM inputs	$0.49 * V_{DDQ}$	$0.51 * V_{DDQ}$	$0.49 * V_{DDQ}$	$0.51 * V_{DDQ}$	V	3, 4
$V_{RefDQ}(DC)$ (DQ ODT enabled)	Reference Voltage for DQ, DM inputs	$V_{ODTR}/2 - 0.01 * V_{DDQ}$	$V_{ODTR}/2 + 0.01 * V_{DDQ}$	$V_{ODTR}/2 - 0.01 * V_{DDQ}$	$V_{ODTR}/2 + 0.01 * V_{DDQ}$	V	3, 5, 6

NOTE 1 For DQ input only pins.  $V_{Ref} = V_{RefDQ}(DC)$ .

NOTE 2 [8.5, Overshoot and Undershoot Specifications](#)

NOTE 3 The ac peak noise on  $V_{RefDQ}$  may not allow  $V_{RefDQ}$  to deviate from  $V_{RefDQ}(DC)$  by more than +/-1%  $V_{DDQ}$  (for reference: approx. +/- 12 mV).

NOTE 4 For reference: approx.  $V_{DDQ}/2$  +/- 12 mV.

NOTE 5 For reference: approx.  $V_{ODTR}/2$  +/- 12 mV.


NOTE 6 The nominal mode register programmed value for  $R_{ODT}$  and the nominal controller output impedance  $R_{ON}$  are used for the calculation of  $V_{ODTR}$ . For testing purposes a controller  $R_{ON}$  value of 50  $\Omega$  is used.

$$V_{ODTR} = \frac{2R_{ON} + R_{TT}}{R_{ON} + R_{TT}} \times V_{DDQ}$$

## 7.2 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages  $V_{\text{RefCA}}$  and  $V_{\text{RefDQ}}$  are illustrated in Figure 63. It shows a valid reference voltage  $V_{\text{Ref}}(t)$  as a function of time. ( $V_{\text{Ref}}$  stands for  $V_{\text{RefCA}}$  and  $V_{\text{RefDQ}}$  likewise).  $V_{\text{DD}}$  stands for  $V_{\text{DDCA}}$  for  $V_{\text{RefCA}}$  and  $V_{\text{DDQ}}$  for  $V_{\text{RefDQ}}$ .  $V_{\text{Ref}}(\text{DC})$  is the linear average of  $V_{\text{Ref}}(t)$  over a very long period of time (e.g. 1 sec) and is specified as a fraction of the linear average of  $V_{\text{DDQ}}$  or  $V_{\text{DDCA}}$  also over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirements in Table 33. Furthermore  $V_{\text{Ref}}(t)$  may temporarily deviate from  $V_{\text{Ref}}(\text{DC})$  by no more than  $\pm 1\% V_{\text{DD}}$ .  $V_{\text{Ref}}(t)$  cannot track noise on  $V_{\text{DDQ}}$  or  $V_{\text{DDCA}}$  if this would send  $V_{\text{Ref}}$  outside these specifications.

:




**Figure 63 — Illustration of  $V_{\text{Ref}}(\text{DC})$  tolerance and  $V_{\text{Ref}}$  ac-noise limits**

The voltage levels for setup and hold time measurements  $V_{\text{IH}}(\text{AC})$ ,  $V_{\text{IH}}(\text{DC})$ ,  $V_{\text{IL}}(\text{AC})$  and  $V_{\text{IL}}(\text{DC})$  are dependent on  $V_{\text{Ref}}$ . “ $V_{\text{Ref}}$ ” shall be understood as  $V_{\text{Ref}}(\text{DC})$ , as defined in Figure 63.

This clarifies that dc-variations of  $V_{\text{Ref}}$  affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for  $V_{\text{REF}}(\text{DC})$  deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the LPDDR3 setup/hold specification and derating values need to include time and voltage associated with  $V_{\text{Ref}}$  ac-noise. Timing and voltage effects due to ac-noise on  $V_{\text{Ref}}$  up to the specified limit ( $\pm 1\%$  of  $V_{\text{DD}}$ ) are included in LPDDR3 timings and their associated deratings.

### 7.3 Input Signal



NOTE 1 Numbers reflect nominal values.

NOTE 2 For CA0-9, CK\_t, CK\_c, and CS\_n,  $V_{DD}$  stands for  $V_{DDCA}$ . For DQ, DM, DQS\_t, and DQS\_c,  $V_{DD}$  stands for  $V_{DDQ}$ .

NOTE 3 For CA0-9, CK\_t, CK\_c, and CS\_n,  $V_{SS}$  stands for  $V_{SSCA}$ . For DQ, DM, DQS\_t, and DQS\_c,  $V_{SS}$  stands for  $V_{SSQ}$ .

**Figure 64 — LPDDR3 Input Signal**

## 7.4 AC and DC Logic Input Levels for Differential Signals

### 7.4.1 Differential signal definition




Figure 65 — Definition of differential ac-swing and “time above ac-level”  $t_{DVAC}$

### 7.4.2 Differential swing requirements for clock (CK\_t - CK\_c) and strobe (DQS\_t - DQS\_c)

Table 36 — Differential AC and DC Input Levels

Symbol	Parameter	Value		Unit	Notes
		Min	Max		
$V_{IHdiff(dc)}$	Differential input high	$2 \times (V_{IH(dc)} - V_{Ref})$	note 3	V	1
$V_{ILdiff(dc)}$	Differential input low	Note 3	$2 \times (V_{IL(dc)} - V_{Ref})$	V	1
$V_{IHdiff(ac)}$	Differential input high ac	$2 \times (V_{IH(ac)} - V_{Ref})$	Note 3	V	2
$V_{ILdiff(ac)}$	Differential input low ac	note 3	$2 \times (V_{IL(ac)} - V_{Ref})$	V	2

NOTE 1 Used to define a differential signal slew-rate. For CK\_t - CK\_c use  $V_{IH}/V_{IL(dc)}$  of CA and  $V_{REFCA}$ ; for DQS\_t - DQS\_c, use  $V_{IH}/V_{IL(dc)}$  of DQs and  $V_{REFDQ}$ ; if a reduced dc-high or dc-low level is used for a signal group, then the reduced level applies also here.

NOTE 2 For CK\_t - CK\_c use  $V_{IH}/V_{IL(ac)}$  of CA and  $V_{REFCA}$ ; for DQS\_t - DQS\_c, use  $V_{IH}/V_{IL(ac)}$  of DQs and  $V_{REFDQ}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

NOTE 3 These values are not defined, however the single-ended signals CK\_t, CK\_c, DQS\_t, and DQS\_c need to be within the respective limits ( $V_{IH(dc)}$  max,  $V_{IL(dc)}$  min) for single-ended signals as well as the limitations for overshoot and undershoot. See “Overshoot and Undershoot Specifications” on page 94.

NOTE 4 For CK\_t and CK\_c,  $V_{Ref} = V_{RefCA(DC)}$ . For DQS\_t and DQS\_c,  $V_{Ref} = V_{RefDQ(DC)}$ .

### 7.4.2 Differential swing requirements for clock (CK\_t - CK\_c) and strobe (DQS\_t - DQS\_c) (cont'd)

**Table 37 — Allowed time before ringback  $t_{\text{DVAC}}$  for DQS\_t/DQS\_c**

Slew Rate [V/ns]	$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 300mV 1333Mbps		$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 300mV 1600Mbps		$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 270mV 1866Mbps		$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 270mV 2133Mbps	
	min	max	min	max	min	max	min	max
> 8.0	58	-	48	-	40	-	34	-
8.0	58	-	48	-	40	-	34	-
7.0	56	-	46	-	39	-	33	-
6.0	53	-	43	-	36	-	30	-
5.0	50	-	40	-	33	-	27	-
4.0	45	-	35	-	29	-	23	-
3.0	37	-	27	-	21	-	15	-
< 3.0	37	-	27	-	21	-	15	-

**Table 38 — Allowed time before ringback  $t_{\text{DVAC}}$  for CK\_t/CK\_c**

Slew Rate [V/ns]	$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 300mV 1333Mbps		$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 300mV 1600Mbps		$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 270mV 1866Mbps		$t_{\text{DVAC}}$ [ps] @ $ V_{\text{IH/Ldiff(ac)}}  =$ 270mV 2133Mbps	
	min	max	min	max	min	max	min	max
> 8.0	58	-	48	-	40	-	34	-
8.0	58	-	48	-	40	-	34	-
7.0	56	-	46	-	39	-	33	-
6.0	53	-	43	-	36	-	30	-
5.0	50	-	40	-	33	-	27	-
4.0	45	-	35	-	29	-	23	-
3.0	37	-	27	-	21	-	15	-
< 3.0	37	-	27	-	21	-	15	-

### 7.4.3 Single-ended requirements for differential signals


Each individual component of a differential signal (CK\_t, DQS\_t, CK\_c, or DQS\_c) has also to comply with certain requirements for single-ended signals.

CK\_t and CK\_c shall meet  $V_{\text{SEH(ac)min}} / V_{\text{SEL(ac)max}}$  in every half-cycle.

DQS\_t, DQS\_c shall meet  $V_{\text{SEH(ac)min}} / V_{\text{SEL(ac)max}}$  in every half-cycle preceeding and following a valid transition.

Note that the applicable ac-levels for CA and DQ's are different per speed-bin.

### 7.4.3 Single-ended requirements for differential signals (cont'd)



**Figure 66 — Single-ended requirement for differential signals.**

Note that while CA and DQ signal requirements are with respect to  $V_{ref}$ , the single-ended components of differential signals have a requirement with respect to  $V_{DDQ}/2$  for  $DQS_t$ ,  $DQS_c$  and  $V_{DDCA}/2$  for  $CK_t$ ,  $CK_c$ ; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach  $V_{SEL(ac)max}$ ,  $V_{SEH(ac)min}$  has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

The signal ended requirements for  $CK_t$ ,  $CK_c$ ,  $DQS_t$ , and  $DQS_c$  are found in tables 33 and 35, respectively.

**Table 39 — Single-ended levels for  $CK_t$ ,  $DQS_t$ ,  $CK_c$ ,  $DQS_c$**

Symbol	Parameter	Value		Unit	Notes
		Min	Max		
$V_{SEH(AC150)}$	Single-ended high-level for strobes	$(V_{DDQ} / 2) + 0.150$	note 3	V	1, 2
	Single-ended high-level for $CK_t$ , $CK_c$	$(V_{DDCA} / 2) + 0.150$	note 3	V	1, 2
$V_{SEL(AC150)}$	Single-ended low-level for strobes	note 3	$(V_{DDQ} / 2) - 0.150$	V	1, 2
	Single-ended low-level for $CK_t$ , $CK_c$	note 3	$(V_{DDCA} / 2) - 0.150$	V	1, 2
$V_{SEH(AC135)}$	Single-ended high-level for strobes	$(V_{DDQ} / 2) + 0.135$	note 3	V	1, 2
	Single-ended high-level for $CK_t$ , $CK_c$	$(V_{DDCA} / 2) + 0.135$	note 3	V	1, 2
$V_{SEL(AC135)}$	Single-ended low-level for strobes	note 3	$(V_{DDQ} / 2) - 0.135$	V	1, 2
	Single-ended low-level for $CK_t$ , $CK_c$	note 3	$(V_{DDCA} / 2) - 0.135$	V	1, 2

NOTE 1 For  $CK_t$ ,  $CK_c$  use  $V_{SEH}/V_{SEL(ac)}$  of CA; for strobes ( $DQS0_t$ ,  $DQS0_c$ ,  $DQS1_t$ ,  $DQS1_c$ ,  $DQS2_t$ ,  $DQS2_c$ ,  $DQS3_t$ ,  $DQS3_c$ ) use  $V_{IH}/V_{IL(ac)}$  of DQs.

NOTE 2  $V_{IH(ac)}/V_{IL(ac)}$  for DQs is based on  $V_{REFDQ}$ ;  $V_{SEH(ac)}/V_{SEL(ac)}$  for CA is based on  $V_{REFCA}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here

NOTE 3 These values are not defined, however the single-ended signals  $CK_t$ ,  $CK_c$ ,  $DQS0_t$ ,  $DQS0_c$ ,  $DQS1_t$ ,  $DQS1_c$ ,  $DQS2_t$ ,  $DQS2_c$ ,  $DQS3_t$ ,  $DQS3_c$  need to be within the respective limits ( $V_{IH(dc)max}$ ,  $V_{IL(dc)min}$ ) for single-ended signals as well as the limitations for overshoot and undershoot. [8.5, Overshoot and Undershoot Specifications](#)



## 7.5 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK\_t, CK\_c and DQS\_t, DQS\_c) must meet the requirements in Table 39. The differential input cross point voltage  $V_{IX}$  is measured from the actual cross point of true and complement signals to the midlevel between of  $V_{DD}$  and  $V_{SS}$ .




Figure 67 —  $V_{IX}$  Definition

Table 40 — Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	Value		Unit	Notes
		Min	Max		
$V_{IXCA}$	Differential Input Cross Point Voltage relative to $V_{DDCA}/2$ for CK_t, CK_c	- 120	120	mV	1,2
$V_{IXDQ}$	Differential Input Cross Point Voltage relative to $V_{DDQ}/2$ for DQS_t, DQS_c	- 120	120	mV	1,2

NOTE 1 The typical value of  $V_{IX(AC)}$  is expected to be about  $0.5 \times V_{DD}$  of the transmitting device, and  $V_{IX(AC)}$  is expected to track variations in  $V_{DD}$ .  $V_{IX(AC)}$  indicates the voltage at which differential input signals must cross.

NOTE 2 For CK\_t and CK\_c,  $V_{Ref} = V_{RefCA(DC)}$ . For DQS\_t and DQS\_c,  $V_{Ref} = V_{RefDQ(DC)}$ .

7.6 Slew Rate Definitions for Single-Ended Input Signals

See 11.5 for single-ended slew rate definitions for address and command signals.

See 11.6 for single-ended slew rate definitions for data signals.

7.7 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK\_t, CK\_c and DQS\_t, DQS\_c) are defined and measured as shown in Table 41 and Figure 68.

Table 41 — Differential Input Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential input slew rate for rising edge (CK_t - CK_c and DQS_t - DQS_c).	$V_{ILdiffmax}$	$V_{IHdiffmin}$	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TR_{diff}$
Differential input slew rate for falling edge (CK_t - CK_c and DQS_t - DQS_c).	$V_{IHdiffmin}$	$V_{ILdiffmax}$	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TF_{diff}$
NOTE 1 The differential signal (i.e. CK_t - CK_c and DQS_t - DQS_c) must be linear between these thresholds.			




Figure 68 — Differential Input Slew Rate Definition for DQS\_t, DQS\_c and CK\_t, CK\_c

## 8 AC and DC Output Measurement Levels

### 8.1 Single Ended AC and DC Output Levels

Table 42 shows the output levels used for measurements of single ended signals.

**Table 42 — Single-ended AC and DC Output Levels**

Symbol	Parameter	Value	Unit	Notes
$V_{OH(DC)}$	DC output high measurement level (for IV curve linearity)	$0.9 \times V_{DDQ}$	V	1
$V_{OL(DC)}$ ODT disabled	DC output low measurement level (for IV curve linearity)	$0.1 \times V_{DDQ}$	V	2
$V_{OL(DC)}$ ODT enabled	DC output low measurement level (for IV curve linearity)	$V_{DDQ} \times [0.1 + 0.9 \times (R_{ON} / (R_{TT} + R_{ON}))]$	V	3
$V_{OH(AC)}$	AC output high measurement level (for output slew rate )	$V_{REFDQ} + 0.12$	V	
$V_{OL(AC)}$	AC output low measurement level (for output slew rate )	$V_{REFDQ} - 0.12$	V	
$I_{OZ}$	Output Leakage current (DQ, DM, DQS_t, DQS_c) (DQ, DQS_t, DQS_c are disabled; $0V \leq V_{OUT} \leq V_{DDQ}$ )	Min	-5	uA
		Max	5	uA
MM <sub>PUPD</sub>	Delta $R_{ON}$ between pull-up and pull-down for DQ/DM	Min	-15	%
		Max	15	%

NOTE 1  $I_{OH} = -0.1mA$ .

NOTE 2  $I_{OL} = 0.1mA$ .

NOTE 3 The min value is derived when using  $R_{TT, min}$  and  $R_{ON, max}$  (+/- 30% uncalibrated, +/-15% calibrated).

### 8.2 Differential AC and DC Output Levels

Table 43 shows the output levels used for measurements of differential signals (DQS\_t, DQS\_c).

**Table 43 — Differential AC and DC Output Levels**

Symbol	Parameter	Value	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output high measurement level (for output SR)	$+ 0.20 \times V_{DDQ}$	V	1
$V_{OLdiff(AC)}$	AC differential output low measurement level (for output SR)	$- 0.20 \times V_{DDQ}$	V	2

NOTE 1  $I_{OH} = -0.1mA$ .

NOTE 2  $I_{OL} = 0.1mA$

8.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$  for single ended signals as shown in Table 44 and Figure 69.

Table 44 — Single-ended Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TRse$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta TFse$

NOTE Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 69 — Single Ended Output Slew Rate Definition

Table 45 — Output Slew Rate (single-ended)

Parameter	Symbol	Value		Units
		Min <sup>1</sup>	Max <sup>2</sup>	
Single-ended Output Slew Rate (RON = 40Ω +/- 30%)	SRQse	1.5	4.0	V/ns
Output slew-rate matching Ratio (Pull-up to Pull-down)		0.7	1.4	

Description: SR: Slew Rate  
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)  
se: Single-ended Signals

NOTE 1 Measured with output reference load.

NOTE 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

NOTE 3 The output slew rate for falling and rising edges is defined and measured between  $V_{OL(AC)}$  and  $V_{OH(AC)}$ .


NOTE 4 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.

#### 8.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between  $V_{OLdiff}(AC)$  and  $V_{OHdiff}(AC)$  for differential signals as shown in Table 46 and Figure 70.

**Table 46 — Differential Output Slew Rate Definition**

Description	Measured		Defined by
	from	to	
Differential output slew rate for rising edge	$V_{OLdiff}(AC)$	$V_{OHdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TR_{diff}$
Differential output slew rate for falling edge	$V_{OHdiff}(AC)$	$V_{OLdiff}(AC)$	$[V_{OHdiff}(AC) - V_{OLdiff}(AC)] / \Delta TF_{diff}$
NOTE 1 Output slew rate is verified by design and characterization, and may not be subject to production test.			



**Figure 70 — Differential Output Slew Rate Definition**


**Table 47 — Differential Output Slew Rate**

Parameter	Symbol	Value		Units
		Min	Max	
Differential Output Slew Rate ( $R_{ON} = 40\Omega \pm 30\%$ )	SRQdiff	3.0	8.0	V/ns
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) diff: Differential Signals  NOTE 1 Measured with output reference load. NOTE 2 The output slew rate for falling and rising edges is defined and measured between $V_{OL}(AC)$ and $V_{OH}(AC)$ . NOTE 3 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.				

## 8.5 Overshoot and Undershoot Specifications

**Table 48 — AC Overshoot/Undershoot Specification**

Parameter		1333	1600	1866	2133	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 71)	Max	0.35				V
Maximum peak amplitude allowed for undershoot area. (See Figure 71)	Max	0.35				V
Maximum area above $V_{DD}$ . (See Figure 71)	Max	0.12	0.10	<u>0.10</u>	<u>0.10</u>	V-ns
Maximum area below $V_{SS}$ . (See Figure 71)	Max	0.12	0.10	<u>0.10</u>	<u>0.10</u>	V-ns
NOTE 1 $V_{DD}$ stands for $V_{DDCA}$ for CA[9:0], CK_t, CK_c, CS_n, and CKE. $V_{DD}$ stands for $V_{DDQ}$ for DQ, DM, ODT, DQS_t, and DQS_c. NOTE 2 $V_{SS}$ stands for $V_{SSCA}$ for CA[9:0], CK_t, CK_c, CS_n, and CKE. $V_{SS}$ stands for $V_{SSQ}$ for DQ, DM, ODT, DQS_t, and DQS_c. NOTE 3 Maximum peak amplitude values are referenced from actual $V_{DD}$ and $V_{SS}$ values. NOTE 4 Maximum area values are referenced from maximum operating $V_{DD}$ and $V_{SS}$ values.						



NOTE 1  $V_{DD}$  stands for  $V_{DDCA}$  for CA[9:0], CK\_t, CK\_c, CS\_n, and CKE.  $V_{DD}$  stands for  $V_{DDQ}$  for DQ, DM, ODT, DQS\_t, and DQS\_c.

NOTE 2  $V_{SS}$  stands for  $V_{SSCA}$  for CA[9:0], CK\_t, CK\_c, CS\_n, and CKE.  $V_{SS}$  stands for  $V_{SSQ}$  for DQ, DM, ODT, DQS\_t, and DQS\_c.

NOTE 3 Absolute maximum requirements apply.

NOTE 4 Maximum peak amplitude values are referenced from actual  $V_{DD}$  and  $V_{SS}$  values.


NOTE 5 Maximum area values are referenced from maximum operating  $V_{DD}$  and  $V_{SS}$  values.

**Figure 71 — Overshoot and Undershoot Definition**

## 8.6 Output buffer characteristics

### 8.6.1 HSUL\_12 Driver Output Timing Reference Load

These ‘Timing Reference Loads’ are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



NOTE 1 All output timing parameter values (like  $t_{DQSCK}$ ,  $t_{DQSQ}$ ,  $t_{QHS}$ ,  $t_{HZ}$ ,  $t_{RPRE}$  etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

Figure 72 — HSUL\_12 Driver Output Reference Load for Timing and Slew Rate

## 8.7 $R_{ONPU}$ and $R_{ONPD}$ Resistor Definition

$$R_{ONPU} = \frac{(V_{DDQ} - V_{out})}{ABS(I_{out})}$$

NOTE 1 This is under the condition that  $R_{ONPD}$  is turned off

$$R_{ONPD} = \frac{V_{out}}{ABS(I_{out})}$$

NOTE 1 This is under the condition that  $R_{ONPU}$  is turned off




Figure 73 — Output Driver: Definition of Voltages and Currents

### 8.7.1 $R_{ONPU}$ and $R_{ONPD}$ Characteristics with ZQ Calibration

Output driver impedance  $R_{ON}$  is defined by the value of the external reference resistor  $R_{ZQ}$ . Nominal  $R_{ZQ}$  is 240 $\Omega$ .

**Table 49 — Output Driver DC Electrical Characteristics with ZQ Calibration**

$R_{ON,NOM}$	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3 $\Omega$	$R_{ON34PD}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/7$	1,2,3,4
	$R_{ON34PU}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/7$	1,2,3,4
40.0 $\Omega$	$R_{ON40PD}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/6$	1,2,3,4
	$R_{ON40PU}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/6$	1,2,3,4
48.0 $\Omega$	$R_{ON48PD}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/5$	1,2,3,4
	$R_{ON48PU}$	$0.5 \times V_{DDQ}$	0.85	1.00	1.15	$R_{ZQ}/5$	1,2,3,4
Mismatch between pull-up and pull-down	$MM_{PUPD}$		-15.00		+15.00	%	1,2,3,4,5

NOTE 1 Across entire operating temperature range, after calibration.

NOTE 2  $R_{ZQ} = 240 \Omega$ .

NOTE 3 The tolerance limits are specified after calibration with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

NOTE 4 Pull-down and pull-up output driver impedances are recommended to be calibrated at  $0.5 \times V_{DDQ}$ .

NOTE 5 Measurement definition for mismatch between pull-up and pull-down,  $MM_{PUPD}$ : Measure  $R_{ONPU}$  and  $R_{ONPD}$ , both at  $0.5 \times V_{DDQ}$ :

$$MM_{PUPD} = \frac{R_{ONPU} - R_{ONPD}}{R_{ONNOM}} \times 100$$

For example, with  $MM_{PUPD(max)} = 15\%$  and  $R_{ONPD} = 0.85$ ,  $R_{ONPU}$  must be less than 1.0.

NOTE 6 Output driver strength measured without ODT.

### 8.7.2 Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

**Table 50 — Output Driver Sensitivity Definition**

Resistor	Vout	Min	Max	Unit	Notes
$R_{ONPD}$	$0.5 \times V_{DDQ}$	$85 - (dR_{OND}T \times  \Delta T ) - (dR_{OND}V \times  \Delta V )$		%	1,2
$R_{ONPU}$					
$R_{TT}$	$0.5 \times V_{DDQ}$	$85 - (dR_{TTd}T \times  \Delta T ) - (dR_{TTd}V \times  \Delta V )$		%	1,2

NOTE 1  $\Delta T = T - T(@ \text{ calibration})$ ,  $\Delta V = V - V(@ \text{ calibration})$

NOTE 2  $dR_{OND}T$ ,  $dR_{OND}V$ ,  $dR_{TTd}V$ , and  $dR_{TTd}T$  are not subject to production test but are verified by design and characterization.



**8.7.2 Output Driver Temperature and Voltage Sensitivity (cont'd)****Table 51 — Output Driver Temperature and Voltage Sensitivity**

Symbol	Parameter	Min	Max	Unit
$dR_{ON}dT$	$R_{ON}$ Temperature Sensitivity	0.00	0.75	% / °C
$dR_{ON}dV$	$R_{ON}$ Voltage Sensitivity	0.00	0.20	% / mV
$dR_{TT}dT$	$R_{TT}$ Temperature Sensitivity	0.00	0.75	% / °C
$dR_{TT}dV$	$R_{TT}$ Voltage Sensitivity	0.00	0.20	% / mV

**8.7.3  $R_{ONPU}$  and  $R_{ONPD}$  Characteristics without ZQ Calibration**

Output driver impedance  $R_{ON}$  is defined by design and characterization as default setting.

**Table 52 — Output Driver DC Electrical Characteristics without ZQ Calibration**

$R_{ON,NOM}$	Resistor	Vout	Min	Nom	Max	Unit	Notes
34.3 $\Omega$	$R_{ON34PD}$	$0.5 \times V_{DDQ}$	24	34.3	44.6	$\Omega$	1
	$R_{ON34PU}$	$0.5 \times V_{DDQ}$	24	34.3	44.6	$\Omega$	1
40.0 $\Omega$	$R_{ON40PD}$	$0.5 \times V_{DDQ}$	28	40	52	$\Omega$	1
	$R_{ON40PU}$	$0.5 \times V_{DDQ}$	28	40	52	$\Omega$	1
48.0 $\Omega$	$R_{ON48PD}$	$0.5 \times V_{DDQ}$	33.6	48	62.4	$\Omega$	1
	$R_{ON48PU}$	$0.5 \times V_{DDQ}$	33.6	48	62.4	$\Omega$	1
60.0 $\Omega$ (optional)	$R_{ON60PD}$	$0.5 \times V_{DDQ}$	42	60	78	$\Omega$	1
	$R_{ON60PU}$	$0.5 \times V_{DDQ}$	42	60	78	$\Omega$	1
80.0 $\Omega$ (optional)	$R_{ON80PD}$	$0.5 \times V_{DDQ}$	56	80	104	$\Omega$	1
	$R_{ON80PU}$	$0.5 \times V_{DDQ}$	56	80	104	$\Omega$	1

NOTE 1 Across entire operating temperature range, without calibration.

8.7.4  $R_{ZQ}$  I-V CurveTable 53 —  $R_{ZQ}$  I-V Curve

Voltage[V]	$R_{ON} = 240\ \Omega (R_{ZQ})$							
	Pull-Down				Pull-Up			
	Current [mA] / $R_{ON}$ [Ohms]				Current [mA] / $R_{ON}$ [Ohms]			
	default value after ZQReset		with Calibration		default value after ZQReset		with Calibration	
	Min	Max	Min	Max	Min	Max	Min	Max
	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]	[mA]
0.00	0.00	0.00	n/a	n/a	0.00	0.00	n/a	n/a
0.05	0.17	0.35	n/a	n/a	-0.17	-0.35	n/a	n/a
0.10	0.34	0.70	n/a	n/a	-0.34	-0.70	n/a	n/a
0.15	0.50	1.03	n/a	n/a	-0.50	-1.03	n/a	n/a
0.20	0.67	1.39	n/a	n/a	-0.67	-1.39	n/a	n/a
0.25	0.83	1.73	n/a	n/a	-0.83	-1.73	n/a	n/a
0.30	0.97	2.05	n/a	n/a	-0.97	-2.05	n/a	n/a
0.35	1.13	2.39	n/a	n/a	-1.13	-2.39	n/a	n/a
0.40	1.26	2.71	n/a	n/a	-1.26	-2.71	n/a	n/a
0.45	1.39	3.01	n/a	n/a	-1.39	-3.01	n/a	n/a
0.50	1.51	3.32	n/a	n/a	-1.51	-3.32	n/a	n/a
0.55	1.63	3.63	n/a	n/a	-1.63	-3.63	n/a	n/a
0.60	1.73	3.93	2.17	2.94	-1.73	-3.93	-2.17	-2.94
0.65	1.82	4.21	n/a	n/a	-1.82	-4.21	n/a	n/a
0.70	1.90	4.49	n/a	n/a	-1.90	-4.49	n/a	n/a
0.75	1.97	4.74	n/a	n/a	-1.97	-4.74	n/a	n/a
0.80	2.03	4.99	n/a	n/a	-2.03	-4.99	n/a	n/a
0.85	2.07	5.21	n/a	n/a	-2.07	-5.21	n/a	n/a
0.90	2.11	5.41	n/a	n/a	-2.11	-5.41	n/a	n/a
0.95	2.13	5.59	n/a	n/a	-2.13	-5.59	n/a	n/a
1.00	2.17	5.72	n/a	n/a	-2.17	-5.72	n/a	n/a
1.05	2.19	5.84	n/a	n/a	-2.19	-5.84	n/a	n/a
1.10	2.21	5.95	n/a	n/a	-2.21	-5.95	n/a	n/a
1.15	2.23	6.03	n/a	n/a	-2.23	-6.03	n/a	n/a
1.20	2.25	6.11	n/a	n/a	-2.25	-6.11	n/a	n/a

#### 8.7.4 $R_{ZQ}$ I-V Curve (cont'd).




Figure 74 — I-V Curve After ZQ Reset




Figure 75 — I-V Curve After Calibration

8.7.5 ODT Levels and I-V Characteristics

On-Die Termination effective resistance,  $R_{TT}$ , is defined by mode register [MR11](#)[1:0]. ODT is applied to the DQ, DM, and DQS\_t/DQS\_c pins. A functional representation of the on-die termination is shown Figure 76.

$R_{TT}$  is defined by the following formula:

$$R_{TTPU} = (V_{DDQ} - V_{OUT}) / |I_{OUT}|$$




Figure 76 — Functional representation of On-Die Termination

Table 54 — ODT DC Electrical Characteristics, assuming  $R_{ZQ} = 240$  ohm after proper ZQ calibration

$R_{TT}$ (ohm)	$V_{OUT}$ (V)	$I_{OUT}$	
		Min (mA)	Max (ma)
$R_{ZQ}/1$	0.6	-2.17	-2.94
$R_{ZQ}/2$	0.6	-4.34	-5.88
$R_{ZQ}/4$	0.6	-8.68	-11.76

## 9 Input/Output Capacitance

### 9.1 Input/Output Capacitance Tables

Table 55 — Input/output capacitance

Parameter	Symbol	Min/ Max	Value	Units	Notes
Input capacitance, CK_t and CK_c	$C_{CK}$	Min	0.5	pF	1,2
		Max	1.2	pF	1,2
Input capacitance delta, CK_t and CK_c	$C_{DCK}$	Min	0	pF	1,2,3
		Max	0.15	pF	1,2,3
Input capacitance, all other input-only pins	$C_I$	Min	0.5	pF	1,2,4
		Max	1.1	pF	1,2,4
Input capacitance delta, all other input-only pins	$C_{DI}$	Min	-0.20	pF	1,2,5
		Max	0.20	pF	1,2,5
Input/output capacitance, DQ, DM, DQS_t, DQS_c	$C_{IO}$	Min	1.0	pF	1,2,6,7
		Max	1.8	pF	1,2,6,7
Input/output capacitance delta, DQS_t, DQS_c	$C_{DDQS}$	Min	0	pF	1,2,7,8
		Max	0.2	pF	1,2,7,8
Input/output capacitance delta, DQ, DM	$C_{DIO}$	Min	-0.25	pF	1,2,7,9
		Max	0.25	pF	1,2,7,9
Input/output capacitance ZQ Pin	$C_{ZQ}$	Min	0	pF	1,2
		Max	2.0	pF	1,2

( $T_{OPER}$ ;  $V_{DDQ} = 1.14-1.3V$ ;  $V_{DDCA} = 1.14-1.3V$ ;  $V_{DD1} = 1.7-1.95V$ ;  $V_{DD2} = 1.14-1.3V$ ).

NOTE 1 This parameter applies to die device only (does not include package capacitance).

NOTE 2 This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with  $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSCA}$ ,  $V_{SSQ}$  applied and all other pins floating.

NOTE 3 Absolute value of  $C_{CK\_t} - C_{CK\_c}$ .

NOTE 4  $C_I$  applies to CS\_n, CKE, CA0-CA9, ODT.

NOTE 5  $C_{DI} = C_I - 0.5 * (C_{CK\_t} + C_{CK\_c})$

NOTE 6 DM loading matches DQ and DQS.

NOTE 7 MR3 I/O configuration DS OP3-OP0 = 0001B (34.3  $\Omega$  typical)

NOTE 8 Absolute value of  $C_{DQS\_t}$  and  $C_{DQS\_c}$ .

NOTE 9  $C_{DIO} = C_{IO} - 0.5 * (C_{DQS\_t} + C_{DQS\_c})$  in byte-lane.

## 10 $I_{DD}$ Specification Parameters and Test Conditions

### 10.1 $I_{DD}$ Measurement Conditions

The following definitions are used within the  $I_{DD}$  measurement tables unless stated otherwise:

LOW:  $V_{IN} \leq V_{IL(DC)} \text{ MAX}$

HIGH:  $V_{IN} \geq V_{IH(DC)} \text{ MIN}$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See [Table 56](#) and [Table 57](#).

**Table 56 — Definition of Switching for CA Input Signals**

Switching for CA								
	CK <sub>t</sub> (RISING) / CK <sub>c</sub> (FALLING)	CK <sub>t</sub> (FALLING) / CK <sub>c</sub> (RISING)	CK <sub>t</sub> (RISING) / CK <sub>c</sub> (FALLING)	CK <sub>t</sub> (FALLING) / CK <sub>c</sub> (RISING)	CK <sub>t</sub> (RISING) / CK <sub>c</sub> (FALLING)	CK <sub>t</sub> (FALLING) / CK <sub>c</sub> (RISING)	CK <sub>t</sub> (RISING) / CK <sub>c</sub> (FALLING)	CK <sub>t</sub> (FALLING) / CK <sub>c</sub> (RISING)
Cycle	N		N+1		N+2		N+3	
CS <sub>n</sub>	HIGH		HIGH		HIGH		HIGH	
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA6	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA7	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA8	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA9	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE 1 CS<sub>n</sub> must always be driven HIGH.

NOTE 2 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

NOTE 3 The above pattern (N, N+1, N+2, N+3...) is used continuously during  $I_{DD}$  measurement for  $I_{DD}$  values that require SWITCHING on the CA bus.

**10.1  $I_{DD}$  Measurement Conditions****Table 57 — Definition of Switching for  $I_{DD4R}$** 

Clock	CKE	CS_n	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	H	L	N	Read_Rising	HLH	LHLHLHL	L
Falling	H	L	N	Read_Falling	LLL	LLLLLLL	L
Rising	H	H	N + 1	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 1	NOP	LLL	LLLLLLL	L
Rising	H	H	N + 2	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 2	NOP	LLL	LLLLLLL	H
Rising	H	H	N + 3	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 3	NOP	HLH	HLHLHL	L
Rising	H	L	N + 4	Read_Rising	HLH	HLHLHL	H
Falling	H	L	N + 4	Read_Falling	LHH	HHHHHHH	H
Rising	H	H	N + 5	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 5	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 6	NOP	HHH	HHHHHHH	L
Falling	H	H	N + 6	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 7	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 7	NOP	HLH	LHLHLHL	L

NOTE 1 Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2 The above pattern (N, N+1...) is used continuously during  $I_{DD}$  measurement for  $I_{DD4R}$ .**Table 58 — Definition of Switching for  $I_{DD4W}$** 

Clock	CKE	CS_n	Clock Cycle Number	Command	CA[0:2]	CA[3:9]	All DQ
Rising	H	L	N	Write_Rising	HLL	LHLHLHL	L
Falling	H	L	N	Write_Falling	LLL	LLLLLLL	L
Rising	H	H	N + 1	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 1	NOP	LLL	LLLLLLL	L
Rising	H	H	N + 2	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 2	NOP	LLL	LLLLLLL	H
Rising	H	H	N + 3	NOP	LLL	LLLLLLL	H
Falling	H	H	N + 3	NOP	HLL	HLHLHL	L
Rising	H	L	N + 4	Write_Rising	HLL	HLHLHL	H
Falling	H	L	N + 4	Write_Falling	LHH	HHHHHHH	H
Rising	H	H	N + 5	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 5	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 6	NOP	HHH	HHHHHHH	L
Falling	H	H	N + 6	NOP	HHH	HHHHHHH	L
Rising	H	H	N + 7	NOP	HHH	HHHHHHH	H
Falling	H	H	N + 7	NOP	HLL	LHLHLHL	L

NOTE 1 Data strobe (DQS) is changing between HIGH and LOW every clock cycle.

NOTE 2 Data masking (DM) must always be driven LOW.

NOTE 3 The above pattern (N, N+1...) is used continuously during  $I_{DD}$  measurement for  $I_{DD4W}$ .

## 10.2 $I_{DD}$ Specifications

$I_{DD}$  values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of  $I_{DD6ET}$  which is for the entire extended temperature range.

**Table 59 —  $I_{DD}$  Specification Parameters and Operating Conditions**

Notes 1, 2, 3 apply for all values.

Parameter/Condition	Symbol	Power Supply	Notes
Operating one bank active-precharge current: $t_{CK} = t_{CKmin}$ ; $t_{RC} = t_{RCmin}$ ; CKE is HIGH; CS_n is HIGH between valid commands; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD01}$	$V_{DD1}$	
	$I_{DD02}$	$V_{DD2}$	
	$I_{DD0in}$	$V_{DDCA}, V_{DDQ}$	3
Idle power-down standby current: $t_{CK} = t_{CKmin}$ ; CKE is LOW; CS_n is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD2P1}$	$V_{DD1}$	
	$I_{DD2P2}$	$V_{DD2}$	
	$I_{DD2P,in}$	$V_{DDCA}, V_{DDQ}$	3
Idle power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CKE is LOW; CS_n is HIGH; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD2PS1}$	$V_{DD1}$	
	$I_{DD2PS2}$	$V_{DD2}$	
	$I_{DD2PS,in}$	$V_{DDCA}, V_{DDQ}$	3
Idle non-power-down standby current: $t_{CK} = t_{CKmin}$ ; CKE is HIGH; CS_n is HIGH; All banks are idle; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD2N1}$	$V_{DD1}$	
	$I_{DD2N2}$	$V_{DD2}$	
	$I_{DD2N,in}$	$V_{DDCA}, V_{DDQ}$	3
Idle non-power-down standby current with clock stopped: CK_t = LOW; CK_c = HIGH; CKE is HIGH; CS_n is HIGH; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD2NS1}$	$V_{DD1}$	
	$I_{DD2NS2}$	$V_{DD2}$	
	$I_{DD2NS,in}$	$V_{DDCA}, V_{DDQ}$	3
Active power-down standby current: $t_{CK} = t_{CKmin}$ ; CKE is LOW; CS_n is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD3P1}$	$V_{DD1}$	
	$I_{DD3P2}$	$V_{DD2}$	
	$I_{DD3P,in}$	$V_{DDCA}, V_{DDQ}$	3



**Table 59 —  $I_{DD}$  Specification Parameters and Operating Conditions (cont'd)**

Notes 1, 2, 3 apply for all values.

Parameter/Condition	Symbol	Power Supply	Notes
Active power-down standby current with clock stop: CK = LOW, CK# = HIGH; CKE is LOW; CS_n is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD3PS1}$	$V_{DD1}$	
	$I_{DD3PS2}$	$V_{DD2}$	
	$I_{DD3PS,in}$	$V_{DDCA}, V_{DDQ}$	4
Active non-power-down standby current: $t_{CK} = t_{CKmin}$ ; CKE is HIGH; CS_n is HIGH; One bank is active; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD3N1}$	$V_{DD1}$	
	$I_{DD3N2}$	$V_{DD2}$	
	$I_{DD3N,in}$	$V_{DDCA}, V_{DDQ}$	4
Active non-power-down standby current with clock stopped: CK = LOW, CK# = HIGH CKE is HIGH; CS_n is HIGH; One bank is active; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD3NS1}$	$V_{DD1}$	
	$I_{DD3NS2}$	$V_{DD2}$	
	$I_{DD3NS,in}$	$V_{DDCA}, V_{DDQ}$	4
Operating burst READ current: $t_{CK} = t_{CKmin}$ ; CS_n is HIGH between valid commands; One bank is active; BL = 8; RL = RL (MIN); CA bus inputs are switching; 50% data change each burst transfer ODT disabled	$I_{DD4R1}$	$V_{DD1}$	
	$I_{DD4R2}$	$V_{DD2}$	
	$I_{DD4R,in}$	$V_{DDCA}$	
	$I_{DD4RQ}$	$V_{DDQ}$	5
Operating burst WRITE current: $t_{CK} = t_{CKmin}$ ; CS_n is HIGH between valid commands; One bank is active; BL = 8; WL = WLmin; CA bus inputs are switching; 50% data change each burst transfer ODT disabled	$I_{DD4W1}$	$V_{DD1}$	
	$I_{DD4W2}$	$V_{DD2}$	
	$I_{DD4W,in}$	$V_{DDCA}, V_{DDQ}$	4
All-bank REFRESH burst current: $t_{CK} = t_{CKmin}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{RFCabmin}$ ; Burst refresh; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD51}$	$V_{DD1}$	
	$I_{DD52}$	$V_{DD2}$	
	$I_{DD5IN}$	$V_{DDCA}, V_{DDQ}$	4

**Table 59 —  $I_{DD}$  Specification Parameters and Operating Conditions (cont'd)**

Notes 1, 2, 3 apply for all values.

Parameter/Condition	Symbol	Power Supply	Notes
All-bank REFRESH average current: $t_{CK} = t_{CKmin}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}$ ; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD5AB1}$	$V_{DD1}$	
	$I_{DD5AB2}$	$V_{DD2}$	
	$I_{DD5AB,in}$	$V_{DDCA}, V_{DDQ}$	4
Per-bank REFRESH average current: $t_{CK} = t_{CKmin}$ ; CKE is HIGH between valid commands; $t_{RC} = t_{REFI}/8$ ; CA bus inputs are switching; Data bus inputs are stable ODT disabled	$I_{DD5PB1}$	$V_{DD1}$	
	$I_{DD5PB2}$	$V_{DD2}$	
	$I_{DD5PB,in}$	$V_{DDCA}, V_{DDQ}$	4
Self refresh current (–25°C to +85°C): CK_t = LOW, CK_c = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable Maximum 1x self refresh rate ODT disabled	$I_{DD61}$	$V_{DD1}$	6, 7, 9
	$I_{DD62}$	$V_{DD2}$	6, 7, 9
	$I_{DD6IN}$	$V_{DDCA}, V_{DDQ}$	4, 6, 7, 9
Self refresh current (+85°C to +105°C): CK_t = LOW, CK_c = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD6ET1}$	$V_{DD1}$	7, 8, 9
	$I_{DD6ET2}$	$V_{DD2}$	7, 8, 9
	$I_{DD6ET,in}$	$V_{DDCA}, V_{DDQ}$	4, 7, 8, 9
Deep power-down current: CK_t = LOW, CK_c = HIGH; CKE is LOW; CA bus inputs are stable; Data bus inputs are stable ODT disabled	$I_{DD81}$	$V_{DD1}$	
	$I_{DD82}$	$V_{DD2}$	
	$I_{DD8IN}$	$V_{DDCA}, V_{DDQ}$	4

NOTE 1 Published  $I_{DD}$  values are the maximum of the distribution of the arithmetic mean.

NOTE 2 ODT disabled: MR11[2:0] = 000B.

NOTE 3  $I_{DD}$  current specifications are tested after the device is properly initialized.NOTE 4 Measured currents are the summation of  $V_{DDQ}$  and  $V_{DDCA}$ .NOTE 5 Guaranteed by design with output load = 5 pF and  $R_{ON} = 40$  ohm.

NOTE 6 The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh, before going into the elevated temperature range.

NOTE 7 This is the general definition that applies to full-array SELF REFRESH.

NOTE 8  $I_{DD6ET}$  is a typical value, is sampled only, and is not tested.NOTE 9 Supplier datasheets may contain additional Self-Refresh  $I_{DD}$  values for temperature subranges within the standard or elevated temperature ranges.NOTE 10 For all  $I_{DD}$  measurements,  $V_{IHCKE} = 0.8 \times V_{DDCA}$ ,  $V_{ILCKE} = 0.2 \times V_{DDCA}$ .

## 10.2 $I_{DD}$ Specifications (cont'd)

**Table 60 —  $I_{DD6}$  Partial Array Self-Refresh Current**

Parameter		Value	Unit
$I_{DD6}$ Partial Array Self-Refresh Current	Full Array	-	$\mu A$
	1/2 Array	-	$\mu A$
	1/4 Array	-	$\mu A$
	1/8 Array	-	$\mu A$

NOTE 1  $I_{DD6}$  currents are measured using bank-masking only.

NOTE 2  $I_{DD}$  values published are the maximum of the distribution of the arithmetic mean.

## 11 Electrical Characteristics and AC Timing

### 11.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR3 device.

#### 11.1.1 Definition for $t_{CK(avg)}$ and $nCK$

$t_{CK(avg)}$  is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$t_{CK(avg)} = \left( \sum_{j=1}^N t_{CK_j} \right) / N$$

where  $N = 200$

Unit ' $t_{CK(avg)}$ ' represents the actual clock average  $t_{CK(avg)}$  of the input clock under operation. Unit ' $nCK$ ' represents one clock cycle of the input clock, counting the actual clock edges.

$t_{CK(avg)}$  may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

#### 11.1.2 Definition for $t_{CK(abs)}$

$t_{CK(abs)}$  is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

$t_{CK(abs)}$  is not subject to production test.

#### 11.1.3 Definition for $t_{CH(avg)}$ and $t_{CL(avg)}$

$t_{CH(avg)}$  is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$t_{CH(avg)} = \left( \sum_{j=1}^N t_{CH_j} \right) / (N \times t_{CK(avg)})$$

where  $N = 200$

$t_{CL(avg)}$  is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$t_{CL(avg)} = \left( \sum_{j=1}^N t_{CL_j} \right) / (N \times t_{CK(avg)})$$

where  $N = 200$

#### 11.1.4 Definition for $t_{JIT(per)}$

$t_{JIT(per)}$  is the single period jitter defined as the largest deviation of any signal  $t_{CK}$  from  $t_{CK(avg)}$ .

$t_{JIT(per)} = \text{Min/max of } \{t_{CKi} - t_{CK(avg)} \text{ where } i = 1 \text{ to } 200\}$ .

$t_{JIT(per),act}$  is the actual clock jitter for a given system.

$t_{JIT(per),allowed}$  is the specified allowed clock period jitter.

$t_{JIT(per)}$  is not subject to production test.

## 11.1 Clock Specification (cont'd)

### 11.1.5 Definition for $t_{JIT(cc)}$

$t_{JIT(cc)}$  is defined as the absolute difference in clock period between two consecutive clock cycles.

$$t_{JIT(cc)} = \text{Max of } |\{t_{CKi+1} - t_{CKi}\}|.$$

$t_{JIT(cc)}$  defines the cycle to cycle jitter.

$t_{JIT(cc)}$  is not subject to production test.

### 11.1.6 Definition for $t_{ERR(nper)}$

$t_{ERR(nper)}$  is defined as the cumulative error across n multiple consecutive cycles from  $t_{CK(avg)}$ .

$t_{ERR(nper),act}$  is the actual clock jitter over n cycles for a given system.

$t_{ERR(nper),allowed}$  is the specified allowed clock period jitter over n cycles.

$t_{ERR(nper)}$  is not subject to production test.

$$t_{ERR(nper)} = \left( \sum_{j=i}^{i+n-1} t_{CK_j} \right) - n \times t_{CK(avg)}$$

$t_{ERR(nper),min}$  can be calculated by the formula shown below:

$$t_{ERR(nper),min} = (1 + 0.68LN(n)) \times t_{JIT(per),min}$$

$t_{ERR(nper),max}$  can be calculated by the formula shown below:

$$t_{ERR(nper),max} = (1 + 0.68LN(n)) \times t_{JIT(per),max}$$

Using these equations,  $t_{ERR(nper)}$  tables can be generated for each  $t_{JIT(per),act}$  value.

### 11.1.7 Definition for duty cycle jitter $t_{JIT(duty)}$

$t_{JIT(duty)}$  is defined with absolute and average specification of  $t_{CH} / t_{CL}$ .

$$t_{JIT(duty),min} = (t_{CH(abs),min} - t_{CH(avg),min}) + (t_{CL(abs),min} - t_{CL(avg),min}) \times t_{CK(avg)}$$

$$t_{JIT(duty),max} = (t_{CH(abs),max} - t_{CH(avg),max}) + (t_{CL(abs),max} - t_{CL(avg),max}) \times t_{CK(avg)}$$

### 11.1.8 Definition for $t_{CK(abs)}$ , $t_{CH(abs)}$ and $t_{CL(abs)}$

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

**Table 61 — Definition for  $t_{CK(abs)}$ ,  $t_{CH(abs)}$ , and  $t_{CL(abs)}$**

Parameter	Symbol	Min	Unit
Absolute Clock Period	$t_{CK(abs)}$	$t_{CK(avg),min} + t_{JIT(per),min}$	ps
Absolute Clock HIGH Pulse Width	$t_{CH(abs)}$	$t_{CH(avg),min} + t_{JIT(duty),min} / t_{CK(avg),min}$	$t_{CK(avg)}$
Absolute Clock LOW Pulse Width	$t_{CL(abs)}$	$t_{CL(avg),min} + t_{JIT(duty),min} / t_{CK(avg),min}$	$t_{CK(avg)}$

NOTE 1  $t_{CK(avg),min}$  is expressed in ps for this table.

NOTE 2  $t_{JIT(duty),min}$  is a negative value.

## 11.2 Period Clock Jitter

LPDDR3 devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter ( $t_{JIT(per)}$ ) in excess of the values found in Table 64 and how to determine cycle time de-rating and clock cycle de-rating.

### 11.2.1 Clock period jitter effects on core timing parameters ( $t_{RCD}$ , $t_{RP}$ , $t_{RTP}$ , $t_{WR}$ , $t_{WRA}$ , $t_{WTR}$ , $t_{RC}$ , $t_{RAS}$ , $t_{RRD}$ , $t_{FAW}$ )

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR3 device is characterized and verified to support  $t_{nPARAM} = RU\{t_{PARAM} / t_{CK(avg)}\}$ .

When the device is operated with clock jitter outside specification limits, the number of clocks or  $t_{CK(avg)}$  may need to be increased based on the values for each core timing parameter.

#### 11.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks ( $t_{nPARAM}$ ), for each core timing parameter, average clock period ( $t_{CK(avg)}$ ) and actual cumulative period error ( $t_{ERR}(t_{nPARAM},act)$ ) in excess of the allowed cumulative period error ( $t_{ERR}(t_{nPARAM},allowed)$ ), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX\left\{\left(\frac{t_{PARAM} + t_{ERR}(t_{nPARAM},act) - t_{ERR}(t_{nPARAM},allowed)}{t_{nPARAM}} - t_{CK(avg)}\right), 0\right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

#### 11.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks ( $t_{nPARAM}$ ) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter ( $t_{JIT(per)}$ ).

For a given number of clocks ( $t_{nPARAM}$ ), for each core timing parameter, average clock period ( $t_{CK(avg)}$ ) and actual cumulative period error ( $t_{ERR}(t_{nPARAM},act)$ ) in excess of the allowed cumulative period error ( $t_{ERR}(t_{nPARAM},allowed)$ ), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU\left\{\frac{t_{PARAM} + t_{ERR}(t_{nPARAM},act) - t_{ERR}(t_{nPARAM},allowed)}{t_{CK(avg)}}\right\} - t_{nPARAM}$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

### 11.2.2 Clock jitter effects on Command/Address timing parameters ( $t_{\text{SCA}}$ , $t_{\text{HCA}}$ , $t_{\text{SCS}}$ , $t_{\text{HCS}}$ , $t_{\text{SCKE}}$ , $t_{\text{HCKE}}$ , $t_{\text{SB}}$ , $t_{\text{HB}}$ , $t_{\text{SCKEb}}$ , $t_{\text{HCKEb}}$ )

These parameters are measured from a command/address signal (CKE, CS, CA0 - CA9) transition edge to its respective clock signal (CK<sub>t</sub>/CK<sub>c</sub>) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT(per)}}$ , as the setup and hold are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values shall be met.

### 11.2.3 Clock jitter effects on Read timing parameters

#### 11.2.3.1 $t_{\text{RPRE}}$

When the device is operated with input clock jitter,  $t_{\text{RPRE}}$  needs to be de-rated by the actual period jitter ( $t_{\text{JIT(per),act,max}}$ ) of the input clock in excess of the allowed period jitter ( $t_{\text{JIT(per),allowed,max}}$ ). Output de-ratings are relative to the input clock.

$$t_{\text{RPRE}}(\text{min, derated}) = 0.9 - \left( \frac{t_{\text{JIT(per),act,max}} - t_{\text{JIT(per),allowed,max}}}{t_{\text{CK(ave)}}} \right)$$

For example,

if the measured jitter into a LPDDR3-1600 device has  $t_{\text{CK(ave)}} = 1250$  ps,  $t_{\text{JIT(per),act,min}} = -92$  ps and  $t_{\text{JIT(per),act,max}} = +134$  ps, then

$$t_{\text{RPRE,min,derated}} = 0.9 - (t_{\text{JIT(per),act,max}} - t_{\text{JIT(per),allowed,max}})/t_{\text{CK(ave)}} = 0.9 - (134 - 100)/1250 = .8728 \cdot t_{\text{CK(ave)}}$$

#### 11.2.3.2 $t_{\text{LZ(DQ)}}$ , $t_{\text{HZ(DQ)}}$ , $t_{\text{DQsck}}$ , $t_{\text{LZ(DQS)}}$ , $t_{\text{HZ(DQS)}}$

These parameters are measured from a specific clock edge to a data signal (DM<sub>n</sub>, DQ<sub>m</sub>: n=0,1,2,3. m=0–31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT(per)}}$ ).

#### 11.2.3.3 $t_{\text{QSH}}$ , $t_{\text{QSL}}$

These parameters are affected by duty cycle jitter which is represented by  $t_{\text{CH(abs)min}}$  and  $t_{\text{CL(abs)min}}$ . These parameters determine absolute Data-Valid Window (DVW) at the LPDDR3 device pin.

Absolute min DVW @ LPDDR3 device pin =

$$\min \{ (t_{\text{QSH(abs)min}} - t_{\text{DQSQmax}}), (t_{\text{QSL(abs)min}} - t_{\text{DQSQmax}}) \}$$

This minimum DVW shall be met at the target frequency regardless of clock jitter.

#### 11.2.3.4 $t_{\text{RPST}}$

$t_{\text{RPST}}$  is affected by duty cycle jitter which is represented by  $t_{\text{CL(abs)}}$ . Therefore  $t_{\text{RPST(abs)min}}$  can be specified by  $t_{\text{CL(abs)min}}$ .

$$t_{\text{RPST(abs)min}} = t_{\text{CL(abs)min}} - 0.05 = t_{\text{QSL(abs)min}}$$

### 11.2.4 Clock jitter effects on Write timing parameters

#### 11.2.4.1 $t_{\text{DS}}$ , $t_{\text{DH}}$

These parameters are measured from a data signal (DM<sub>n</sub>, DQ<sub>m</sub>: n=0,1,2,3. m=0–31) transition edge to its respective data strobe signal (DQS<sub>n\_t</sub>, DQS<sub>n\_c</sub>: n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT(per)}}$ , as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

#### 11.2.4.2 $t_{\text{DSS}}$ , $t_{\text{DSH}}$

These parameters are measured from a data strobe signal (DQS<sub>x\_t</sub>, DQS<sub>x\_c</sub>) crossing to its respective clock signal (CK<sub>t</sub>/CK<sub>c</sub>) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT(per)}}$ , as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.

**11.2.4.3  $t_{DQSS}$** 

This parameter is measured from a data strobe signal (DQSx\_t, DQSx\_c) crossing to the subsequent clock signal (CK\_t/CK\_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter  $t_{JIT(per),act}$  of the input clock in excess of the allowed period jitter  $t_{JIT(per),allowed}$ .

$$t_{DQSS}(min, derated) = 0.75 - \frac{t_{JIT(per),act,min} - t_{JIT(per),allowed,min}}{t_{CK(avg)}}$$

$$t_{DQSS}(max, derated) = 1.25 - \frac{t_{JIT(per),act,max} - t_{JIT(per),allowed,max}}{t_{CK(avg)}}$$

For example,

if the measured jitter into a LPDDR3-1600 device has  $t_{CK(avg)} = 1250$  ps,  $t_{JIT(per),act,min} = -93$  ps and  $t_{JIT(per),act,max} = +134$  ps, then

$$t_{DQSS}(min, derated) = 0.75 - (t_{JIT(per),act,min} - t_{JIT(per),allowed,min})/t_{CK(avg)} = 0.75 - (-93 + 100)/1250 = 0.7444 t_{CK(avg)}$$

and

$$t_{DQSS}(max, derated) = 1.25 - (t_{JIT(per),act,max} - t_{JIT(per),allowed,max})/t_{CK(avg)} = 1.25 - (134 - 100)/1250 = 1.2228 t_{CK(avg)}$$



### 11.3 LPDDR3 Refresh Requirements by Device Density

**Table 62 — LPDDR3 Refresh Requirement Parameters (per density)**

Parameter		Symbol	4 Gb	6 Gb <sup>1</sup>	8 Gb	12 Gb <sup>1</sup>	16 Gb	32 Gb	Unit
Number of Banks			8					TBD	-
Refresh Window $T_{\text{case}} \leq 85^{\circ}\text{C}$		$t_{\text{REFW}}$	32					TBD	ms
Refresh Window 1/2-Rate Refresh		$t_{\text{REFW}}$	16					TBD	ms
Refresh Window 1/4-Rate Refresh		$t_{\text{REFW}}$	8					TBD	ms
Required number of REFRESH commands (min)		$R$	8,192					TBD	-
average time between REFRESH commands (for reference only) $T_{\text{case}} \leq 85^{\circ}\text{C}$	REFab	$t_{\text{REFI}}$	3.9					TBD	us
	REFpb	$t_{\text{REFIpb}}$	0.4875	0.4875	0.4875	0.4875	0.4875	TBD	us
Refresh Cycle time		$t_{\text{RFCab}}$	130	210	210	TBD	TBD	TBD	ns
Per Bank Refresh Cycle time		$t_{\text{RFCpb}}$	60	90	90	TBD	TBD	TBD	ns

NOTE 1 Please refer to Table 3.

**Table 63 — LPDDR3 Read and Write Latencies**

Parameter	Value									Unit
Max. Clock Frequency	166	400	533	600	667	733	800	933	1066	MHz
Max. Data Rate	333	800	1066	1200	1333	1466	1600	1866	2133	MT/s
Average Clock Period	6	2.5	1.875	1.667	1.5	1.364	1.25	1.071	0.938	ns
Read Latency	3 <sup>1</sup>	6	8	9	10	11	12	14	16	$t_{\text{CK}}(\text{avg})$
Write Latency (Set A)	1 <sup>1</sup>	3	4	5	6	6	6	8	8	$t_{\text{CK}}(\text{avg})$
Write Latency (Set B) <sup>2</sup>	1 <sup>1</sup>	3	4	5	8	9	9	11	13	$t_{\text{CK}}(\text{avg})$

NOTE 1 RL=3/WL=1 setting is an optional feature. Refer to MR0 OP<7>.

NOTE 2 Write Latency (Set B) support is an optional feature. Refer to MR0 OP<6>.

**11.4 AC Timing****Table 64 — AC Timing**

Notes 1, 2, 3 and 4 apply to all parameters. Notes begin below table on page 119.

Parameter	Symbol	Min/ Max	Data Rate				Unit
			1333	1600	1866	2133	
Maximum clock frequency	$f_{CK}$	–	667	800	933	1066	MHz
Clock Timing							
Average clock period	$t_{CK(avg)}$	MIN	1.5	1.25	1.071	0.938	ns
		MAX	100				
Average HIGH pulse width	$t_{CH(avg)}$	MIN	0.45				$t_{CK(avg)}$
		MAX	0.55				
Average LOW pulse width	$t_{CL(avg)}$	MIN	0.45				$t_{CK(avg)}$
		MAX	0.55				
Absolute clock period	$t_{CK(abs)}$	MIN	$t_{CK(avg)} \text{ MIN} + t_{JIT(per)} \text{ MIN}$				ns
Absolute clock HIGH pulse width	$t_{CH(abs)}$	MIN	0.43				$t_{CK(avg)}$
		MAX	0.57				
Absolute clock LOW pulse width	$t_{CL(abs)}$	MIN	0.43				$t_{CK(avg)}$
		MAX	0.57				
Clock period jitter (with supported jitter)	$t_{JIT(per), allowed}$	MIN	-80	-70	-60	-50	ps
		MAX	80	70	60	50	
Maximum Clock Jitter between two consecutive clock cycles (with allowed jitter)	$t_{JIT(cc), allowed}$	MAX	160	140	120	100	ps
Duty cycle jitter (with supported jitter)	$t_{JIT(duty), allowed}$	MIN	$\min((t_{CH(abs),min} - t_{CH(avg),min}), (t_{CL(abs),min} - t_{CL(avg),min}) \times t_{CK(avg)})$				ps
		MAX	$\max((t_{CH(abs),max} - t_{CH(avg),max}), (t_{CL(abs),max} - t_{CL(avg),max}) \times t_{CK(avg)})$				
Cumulative errors across 2 cycles	$t_{ERR(2per), allowed}$	MIN	-118	-103	-88	-74	ps
		MAX	118	103	88	74	
Cumulative errors across 3 cycles	$t_{ERR(3per), allowed}$	MIN	-140	-122	-105	-87	ps
		MAX	140	122	105	87	
Cumulative errors across 4 cycles	$t_{ERR(4per), allowed}$	MIN	-155	-136	-117	-97	ps
		MAX	155	136	117	97	
Cumulative errors across 5 cycles	$t_{ERR(5per), allowed}$	MIN	-168	-147	-126	-105	ps
		MAX	168	147	126	105	
Cumulative errors across 6 cycles	$t_{ERR(6per), allowed}$	MIN	-177	-155	-133	-111	ps
		MAX	177	155	133	111	
Cumulative errors across 7 cycles	$t_{ERR(7per), allowed}$	MIN	-186	-163	-139	-116	ps
		MAX	186	163	139	116	

**Table 64 — AC Timing (cont'd)**

Notes 1, 2, 3 and 4 apply to all parameters. Notes begin below table on page 119.

Parameter	Symbol	Min/ Max	Data Rate				Unit
			1333	1600	1866	2133	
Cumulative errors across 8 cycles	$t_{ERR(8per), allowed}$	MIN	-193	-169	-145	-121	ps
		MAX	193	169	145	121	
Cumulative errors across 9 cycles	$t_{ERR(9per), allowed}$	MIN	-200	-175	-150	125	ps
		MAX	200	175	150	125	
Cumulative errors across 10 cycles	$t_{ERR(10per), allowed}$	MIN	-205	-180	-154	-128	ps
		MAX	205	180	154	128	
Cumulative errors across 11 cycles	$t_{ERR(11per), allowed}$	MIN	-210	-184	-158	-132	ps
		MAX	210	184	158	132	
Cumulative errors across 12 cycles	$t_{ERR(12per), allowed}$	MIN	-215	-188	-161	-134	ps
		MAX	215	188	161	134	
Cumulative errors across $n = 13, 14, 15 \dots, 19, 20$ cycles	$t_{ERR(nper), allowed}$	MIN	$t_{ERR(nper), allowed} \text{ MIN} = (1 + 0.68\ln(n)) \times t_{JIT(per), allowed} \text{ MIN}$				ps
		MAX	$t_{ERR(nper), allowed} \text{ MAX} = (1 + 0.68\ln(n)) \times t_{JIT(per), allowed} \text{ MAX}$				
ZQ Calibration Parameters							
Initialization calibration time	$t_{ZQINIT}$	MIN	1				μs
Long calibration time	$t_{ZQCL}$	MIN	360				ns
Short calibration time	$t_{ZQCS}$	MIN	90				ns
Calibration RESET time	$t_{ZQRESET}$	MIN	max(50ns,3nCK)				ns
READ Parameters <sup>5</sup>							
DQS output access time from CK_t/CK_c	$t_{DQSCK}$	MIN	2500				ps
		MAX	5500				
DQSCK delta short <sup>6</sup>	$t_{DQSCKDS}$	MAX	265	220	190	165	ps
DQSCK delta medium <sup>7</sup>	$t_{DQSCKDM}$	MAX	593	511	435	380	ps
DQSCK delta long <sup>8</sup>	$t_{DQSCKDL}$	MAX	733	614	525	460	ps
DQS-DQ skew	$t_{DQSQ}$	MAX	165	135	115	100	ps
DQS output HIGH pulse width	$t_{QSH}$	MIN	$t_{CH(abs)} - 0.05$				$t_{CK(avg)}$
DQS output LOW pulse width	$t_{QSL}$	MIN	$t_{CL(abs)} - 0.05$				$t_{CK(avg)}$
DQ/DQS output hold time from DQS	$t_{QH}$	MIN	min( $t_{QSH}, t_{QSL}$ )				ps
READ preamble <sup>9, 12</sup>	$t_{RPRE}$	MIN	0.9				$t_{CK(avg)}$
READ postamble <sup>9, 13</sup>	$t_{RPST}$	MIN	0.3				$t_{CK(avg)}$
DQS Low-Z from clock <sup>9</sup>	$t_{LZ(DQS)}$	MIN	$t_{DQSCK} \text{ (MIN)} - 300$				ps
DQ Low-Z from clock <sup>9</sup>	$t_{LZ(DQ)}$	MIN	$t_{DQSCK, (MIN)} - 300$				ps
DQS High-Z from clock <sup>9</sup>	$t_{HZ(DQS)}$	MAX	$t_{DQSCK, (MAX)} - 100$				ps

**Table 64 — AC Timing (cont'd)**

Notes 1, 2, 3 and 4 apply to all parameters. Notes begin below table on page 119.

Parameter	Symbol	Min/ Max	Data Rate				Unit
			1333	1600	1866	2133	
DQ High-Z from clock <sup>9</sup>	$t_{\text{HZ(DQ)}}$	MAX	$t_{\text{DQSCK,(MAX)}} + (1.4 \times t_{\text{DQSQ,(MAX)}}$				ps
WRITE Parameters <sup>5</sup>							
DQ and DM input hold time ( $V_{\text{REF}}$ based)	$t_{\text{DH}}$	MIN	175	150	130	115	ps
DQ and DM input setup time ( $V_{\text{REF}}$ based)	$t_{\text{DS}}$	MIN	175	150	130	115	ps
DQ and DM input pulse width	$t_{\text{DIPW}}$	MIN	0.35				$t_{\text{CK(} \text{avg)}}$
Write command to 1st DQS latching transition	$t_{\text{DQSS}}$	MIN	0.75				$t_{\text{CK(} \text{avg)}}$
		MAX	1.25				
DQS input high-level width	$t_{\text{DQSH}}$	MIN	0.4				$t_{\text{CK(} \text{avg)}}$
DQS input low-level width	$t_{\text{DQSL}}$	MIN	0.4				$t_{\text{CK(} \text{avg)}}$
DQS falling edge to CK setup time	$t_{\text{DSS}}$	MIN	0.2				$t_{\text{CK(} \text{avg)}}$
DQS falling edge hold time from CK	$t_{\text{DSH}}$	MIN	0.2				$t_{\text{CK(} \text{avg)}}$
Write postamble	$t_{\text{WPST}}$	MIN	0.4				$t_{\text{CK(} \text{avg)}}$
Write preamble	$t_{\text{WPRE}}$	MIN	0.8				$t_{\text{CK(} \text{avg)}}$
CKE Input Parameters							
CKE minimum pulse width (HIGH and LOW pulse width)	$t_{\text{CKE}}$	MIN	$\text{max}(7.5\text{ns}, 3n\text{CK})$				ns
CKE input setup time	$t_{\text{ISCKE}}^{14}$	MIN	0.25				$t_{\text{CK(} \text{avg)}}$
CKE input hold time	$t_{\text{IHCKE}}^{15}$	MIN	0.25				$t_{\text{CK(} \text{avg)}}$
Command path disable delay	$t_{\text{CPDED}}$	MIN	2				$t_{\text{CK(} \text{avg)}}$
Command Address Input Parameters <sup>5</sup>							
Address and control input setup time	$t_{\text{ISCA}}^{16}$	MIN	175	150	130	115	ps
Address and control input hold time	$t_{\text{IHCA}}^{16}$	MIN	175	150	130	115	ps
CS_n input setup time	$t_{\text{ISCS}}^{16}$	MIN	290	270	230	205	ps
CS_n input hold time	$t_{\text{IHCS}}^{16}$	MIN	290	270	230	205	ps
Address and control input pulse width	$t_{\text{IPWCA}}$	MIN	0.35				$t_{\text{CK(} \text{avg)}}$
CS_n input pulse width	$t_{\text{IPWCS}}$	MIN	0.7				$t_{\text{CK(} \text{avg)}}$
Boot Parameters (10 MHz–55 MHz) <sup>17, 18, 19</sup>							
Clock cycle time	$t_{\text{CKb}}$	MAX	100				ns
		MIN	18				
CKE input setup time	$t_{\text{ISCKEb}}$	MIN	2.5				ns
CKE input hold time	$t_{\text{IHCKEb}}$	MIN	2.5				ns
Address and control input setup time	$t_{\text{ISb}}$	MIN	1150				ps

**Table 64 — AC Timing (cont'd)**

Notes 1, 2, 3 and 4 apply to all parameters. Notes begin below table on page 119.

Parameter	Symbol	Min/ Max	Data Rate				Unit
			1333	1600	1866	2133	
Address and control input hold time	$t_{IHb}$	MIN	1150				ps
DQS output data access time from CK_t/CK_c	$t_{DQSCb}$	MIN	2.0				ns
		MAX	10.0				
Data strobe edge to output data edge	$t_{DQSQb}$	MAX	1.2				ns
Mode Register Parameters							
MODE REGISTER WRITE command period	$t_{MRW}$	MIN	10				$t_{CK(avg)}$
MODE REGISTER READ command period	$t_{MRR}$	MIN	4				$t_{CK(avg)}$
Additional time after tXP has expired until MRR command may be issued	$t_{MRRi}$	MIN	tRCD (MIN)				ns
Core Parameters <sup>20</sup>							
READ latency	RL	MIN	10	12	14	16	$t_{CK(avg)}$
WRITE latency (set A)	WL	MIN	6	6	8	8	$t_{CK(avg)}$
WRITE latency (set B)	WL	MIN	8	9	11	13	$t_{CK(avg)}$
ACTIVATE-to- ACTIVATE command period	$t_{RC}$	MIN	$t_{RAS} + t_{RPab}$ (with all-bank precharge) $t_{RAS} + t_{RPpb}$ (with per-bank precharge)				ns
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	$t_{CKESR}$	MIN	max(15ns,3nCK)				ns
SELF REFRESH exit to next valid command delay	$t_{XSR}$	MIN	max( $t_{RFCab} + 10ns, 2nCK$ )				ns
Exit power- down to next valid command delay	$t_{XP}$	MIN	max(7.5ns,3nCK)				ns
CAS-to-CAS delay	$t_{CCD}$	MIN	4				$t_{CK(avg)}$
Internal READ to PRECHARGE command delay	$t_{RTP}$	MIN	max(7.5ns,4nCK)				ns
RAS-to-CAS delay	$t_{RCD}$ (fast)	MIN	max(15ns,3nCK)				ns
	$t_{RCD}$ (typ)		max(18ns,3nCK)				
	$t_{RCD}$ (slow)		max(24ns,3nCK)				
Row precharge time (single bank)	$t_{RPpb}$ (fast)	MIN	max(15ns,3nCK)				ns
	$t_{RPpb}$ (typ)		max(18ns,3nCK)				
	$t_{RPpb}$ (slow)		max(24ns,3nCK)				
Row precharge time (all banks)	$t_{RPpab}$ (fast)	MIN	max(18ns,3nCK)				ns
	$t_{RPpab}$ (typ)		max(21ns,3nCK)				
	$t_{RPpab}$ (slow)		max(27ns,3nCK)				

**Table 64 — AC Timing (cont'd)**

Notes 1, 2, 3 and 4 apply to all parameters. Notes begin below table on page 119.

Parameter	Symbol	Min/ Max	Data Rate				Unit
			1333	1600	1866	2133	
Row active time	$t_{RAS}$	MIN	max(42ns,3nCK)				ns
		MAX	70				μs
WRITE recovery time	$t_{WR}$	MIN	max(15ns,4nCK)				ns
Internal WRITE-to- READ command delay	$t_{WTR}$	MIN	max(7.5ns,4nCK)				ns
Active bank A to active bank B	$t_{RRD}$	MIN	max(10ns,2nCK)				ns
Four-bank ACTIVATE window	$t_{FAW}$	MIN	max(50ns,8nCK)				ns
Minimum deep power- down time	$t_{DPD}$	MIN	500				μs
ODT Parameters							
Asynchronous $R_{TT}$ turn-on dely from ODT input	$t_{ODTon}$	MIN	1.75				ns
		MAX	3.5				
Asynchronous $R_{TT}$ turn-off delay from ODT input	$t_{ODToff}$	MIN	1.75				ns
		MAX	3.5				
Automatic $R_{TT}$ turn-on delay after READ data	$t_{AODTon}$	MAX	$t_{DQSCK} + 1.4 \times t_{DQSQ,max} + t_{CK(avg,min)}$				ps
Automatic $R_{TT}$ turn-off delay after READ data	$t_{AODToff}$	MIN	$t_{DQSCK,min} - 300$				ps
$R_{TT}$ disable delay from power down, self-refresh, and deep power down entry	$t_{ODTd}$	MAX	12				ns
$R_{TT}$ enable delay from power down and self refresh exit	$t_{ODTe}$	MAX	12				ns
CA Training Parameters							
First CA calibration command after CA calibration mode is programmed	$t_{CAMRD}$	MIN	20				$t_{CK(avg)}$
First CA calibration command after CKE is LOW	$t_{CAENT}$	MIN	10				$t_{CK(avg)}$
CA caibration exit command after CKE is HIGH	$t_{CAEXT}$	MIN	10				$t_{CK(avg)}$
CKE LOW after CA calibration mode is programmed	$t_{CACKEL}$	MIN	10				$t_{CK(avg)}$
CKE HIGH after the last CA calibration results are driven.	$t_{CACKEH}$	MIN	10				$t_{CK(avg)}$
Data out delay after CA training calibration command is programmed	$t_{ADR}$	MAX	20				ns
MRW CA exit command to DQ tri-state	$t_{MRZ}$	MIN	3				ns

**Table 64 — AC Timing (cont'd)**

Notes 1, 2, 3 and 4 apply to all parameters. Notes begin below table on page 119.

Parameter	Symbol	Min/ Max	Data Rate				Unit
			1333	1600	1866	2133	
CA calibration command to CA calibration command delay	$t_{CACD}$	MIN	$RU(t_{ADR}+2 \times t_{CK})$				$t_{CK(avg)}$
Write Leveling Parameters							
DQS_t/DQS_c delay after write leveling mode is programmed	$t_{WLDQSEN}$	MIN	25				ns
		MAX	--				
First DQS_t/DQS_c edge after write leveling mode is programmed	$t_{WLMRD}$	MIN	40				ns
		MAX	--				
Write leveling output delay	$t_{WLO}$	MIN	0				ns
		MAX	20				
Write leveling hold time	$t_{WLH}$	MIN	205	175	150	135	ps
Write leveling setup time	$t_{WLS}$	MIN	205	175	150	135	ps
Mode register set command delay	$t_{MRD}$	MIN	$\max(14ns, 10nCK)$				ns
		MAX	--				
Temperature Derating <sup>19</sup>							
DQS output access time from CK_t/CK_c (derated)	$t_{DQSCK}$	MAX	5620				ps
RAS-to-CAS delay (derated)	$t_{RCD}$	MIN	$t_{RCD} + 1.875$				ns
ACTIVATE-to- ACTIVATE command period (derated)	$t_{RC}$	MIN	$t_{RC} + 1.875$				ns
Row active time (derated)	$t_{RAS}$	MIN	$t_{RAS} + 1.875$				ns
Row precharge time (derated)	$t_{RP}$	MIN	$t_{RP} + 1.875$				ns
Active bank A to active bank B (derated)	$t_{RRD}$	MIN	$t_{RRD} + 1.875$				ns

NOTE 1 Frequency values are for reference only. Clock cycle time ( $t_{CK}$ ) is used to determine device capabilities.

NOTE 2 All AC timings assume an input slew rate of 2 V/ns for single ended signals.


NOTE 3 Measured with 4 V/ns differential CK\_t/CK\_c slew rate and nominal  $V_{IX}$ .

NOTE 4 All timing and voltage measurements are defined 'at the ball'.

NOTE 5 READ, WRITE, and input setup and hold values are referenced to  $V_{REF}$ .NOTE 6  $t_{DQSKDS}$  is the absolute value of the difference between any two  $t_{DQSK}$  measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window.  $t_{DQSKDS}$  is not tested and is guaranteed by design. Temperature drift in the system is  $< 10\text{ }^{\circ}\text{C/s}$ . Values do not include clock jitter.NOTE 7  $t_{DQSKDM}$  is the absolute value of the difference between any two  $t_{DQSK}$  measurements (in a byte lane) within a 1.6μs rolling window.  $t_{DQSKDM}$  is not tested and is guaranteed by design. Temperature drift in the system is  $< 10\text{ }^{\circ}\text{C/s}$ . Values do not include clock jitter.NOTE 8  $t_{DQSKDL}$  is the absolute value of the difference between any two  $t_{DQSK}$  measurements (in a byte lane) within a 32ms rolling window.  $t_{DQSKDL}$  is not tested and is guaranteed by design. Temperature drift in the system is  $< 10\text{ }^{\circ}\text{C/s}$ . Values do not include clock jitter.

NOTE 9 For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold ( $V_{TT}$ ).  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for  $t_{RPST}$ ,  $t_{HZ(DQS)}$  and  $t_{HZ(DQ)}$ ), or begins driving (for  $t_{RPRE}$ ,  $t_{LZ(DQS)}$ ,  $t_{LZ(DQ)}$ ). Figure 10 shows a method to calculate the point when device is no longer driving  $t_{HZ(DQS)}$  and  $t_{HZ(DQ)}$ , or begins driving  $t_{LZ(DQS)}$ ,  $t_{LZ(DQ)}$  by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.

NOTE 10 Output Transition Timing



NOTE 11 The parameters  $t_{LZ(DQS)}$ ,  $t_{LZ(DQ)}$ ,  $t_{HZ(DQS)}$ , and  $t_{HZ(DQ)}$  are defined as single-ended. The timing parameters  $t_{RPRE}$  and  $t_{RPST}$  are determined from the differential signal DQS/DQS#.

NOTE 12 Measured from the point when DQS\_t/DQS\_c begins driving the signal to the point when DQS\_t/DQS\_c begins driving the first rising strobe edge.

NOTE 13 Measured from the last falling strobe edge of DQS\_t/DQS\_c to the point when DQS\_t/DQS\_c finishes driving the signal.

NOTE 14 CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK\_t/CK\_c crossing.

NOTE 15 CKE input hold time is measured from CK\_t/CK\_c crossing to CKE reaching a HIGH/LOW voltage level.

NOTE 16 Input set-up/hold time for signal (CA[9:0], CS\_n).

NOTE 17 To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example,  $t_{CK}$  during boot is  $t_{CKb}$ ).

NOTE 18 The LPDDR3 device will set some mode register default values upon receiving a RESET (MRW) command as specified in "Mode Register Definition".

NOTE 19 The output skew parameters are measured with default output impedance settings using the reference load.

NOTE 20 The minimum  $t_{CK}$  column applies only when  $t_{CK}$  is greater than 6ns.



## 11.5 CA and CS\_n Setup, Hold and Derating

For all input signals (CA and CS\_n) the total  $t_{IS}$  (setup time) and  $t_{IH}$  (hold time) required is calculated by adding the data sheet  $t_{IS}(\text{base})$  and  $t_{IH}(\text{base})$  value (see Table 65) to the  $\Delta t_{IS}$  and  $\Delta t_{IH}$  derating value (see Table 67) respectively. Example:  $t_{IS}(\text{total setup time}) = t_{IS}(\text{base}) + \Delta t_{IS}$ .

Setup ( $t_{IS}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IH(ac)}\text{min}$ . Setup ( $t_{IS}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IL(ac)}\text{max}$ . If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value (see Figure Figure 77). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 79).

Hold ( $t_{IH}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(dc)}\text{max}$  and the first crossing of  $V_{REF(dc)}$ . Hold ( $t_{IH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(dc)}\text{min}$  and the first crossing of  $V_{REF(dc)}$ . If the actual signal is always later than the nominal slew rate line between shaded 'dc to  $V_{REF(dc)}$  region', use nominal slew rate for derating value (see Figure 78). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 80).

For a valid transition the input signal has to remain above/below  $V_{IH/IL(ac)}$  for some time  $t_{VAC}$  (see Table 69).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL(ac)}$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL(ac)}$ .

For slew rates in between the values listed in Table 67, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

**Table 65 — CA Setup and Hold Base-Values**

unit [ps]	Data Rate				reference
	1333	1600	1866	2133	
$t_{ISCA}(\text{base})$	100	75	-	-	$V_{IH/L(ac)} = V_{REF(dc)} \pm 150\text{mV}$
$t_{ISCA}(\text{base})$	-	-	62.5	47.5	$V_{IH/L(ac)} = V_{REF(dc)} \pm 135\text{mV}$
$t_{IHCA}(\text{base})$	125	100	80	65	$V_{IH/L(dc)} = V_{REF(dc)} \pm 100\text{mV}$

NOTE 1 ac/dc referenced for 2V/ns CA slew rate and 4V/ns differential CK\_t/CK\_c slew rate.

**Table 66 — CS\_n Setup and Hold Base-Values**

unit [ps]	Data Rate				reference
	1333	1600	1866	2133	
$t_{ISCS}(\text{base})$	215	195	-	-	$V_{IH/L(ac)} = V_{REF(dc)} \pm 150\text{mV}$
$t_{ISCS}(\text{base})$	-	-	162.5	137.5	$V_{IH/L(ac)} = V_{REF(dc)} \pm 135\text{mV}$
$t_{IHCS}(\text{base})$	240	220	180	155	$V_{IH/L(dc)} = V_{REF(dc)} \pm 100\text{mV}$

NOTE 1 AC/DC referenced for 2V/ns CS\_n slew rate and 4V/ns differential CK\_t/CK\_c slew rate.

**11.5 CA and CS\_n Setup, Hold and Derating (cont'd)****Table 67 — Derating values tIS/tIH - ac/dc based AC150**

$\Delta t_{ISCA}, \Delta t_{IHCA}, \Delta t_{ISCS}, \Delta t_{IHCS}$ derating in [ps] AC/DC based AC150 Threshold -> $V_{IH(ac)} = V_{REF(dc)} + 150mV$ , $V_{IL(ac)} = V_{REF(dc)} - 150mV$ DC100 Threshold -> $V_{IH(dc)} = V_{REF(dc)} + 100mV$ , $V_{IL(dc)} = V_{REF(dc)} - 100mV$													
CK_t, CK_c Differential Slew Rate													
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
CA, CS_n Slew rate V/ns	4.0	38	25	38	25	38	25	38	25	38	25	-	-
	3.0	-	-	25	17	25	17	25	17	25	17	38	29
	2.0	-	-	-	-	0	0	0	0	0	0	13	13
	1.5	-	-	-	-	-	-	-25	-17	-25	-17	-12	-4

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

**Table 68 — Derating values tIS/tIH - ac/dc based AC135**


$\Delta t_{ISCA}, \Delta t_{IHCA}, \Delta t_{ISCS}, \Delta t_{IHCS}$ derating in [ps] AC/DC based AC135 Threshold -> $V_{IH(ac)} = V_{REF(dc)} + 135mV$ , $V_{IL(ac)} = V_{REF(dc)} - 135mV$ DC100 Threshold -> $V_{IH(dc)} = V_{REF(dc)} + 100mV$ , $V_{IL(dc)} = V_{REF(dc)} - 100mV$													
CK_t, CK_c Differential Slew Rate													
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
CA, CS_n Slew rate V/ns	4.0	34	25	34	25	34	25	34	25	34	25	-	-
	3.0	-	-	23	17	23	17	23	17	23	17	34	29
	2.0	-	-	-	-	0	0	0	0	0	0	11	13
	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-12	-4

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

**Table 69 — Required time  $t_{VAC}$  above  $V_{IH(ac)}$  {below  $V_{IL(ac)}$ } for valid transition for CA**

Slew Rate [V/ns]	$t_{VAC}$ [ps] @ 150mV 1333Mbps		$t_{VAC}$ [ps] @ 150mV 1600Mbps		$t_{VAC}$ [ps] @ 135mV 1866Mbps		$t_{VAC}$ [ps] @ 135mV 2133Mbps	
	min	max	min	max	min	max	min	max
> 4.0	58	-	48	-	40	-	34	-
4.0	58	-	48	-	40	-	34	-
3.5	56	-	46	-	39	-	33	-
3.0	53	-	43	-	36	-	30	-
2.5	50	-	40	-	33	-	27	-
2.0	45	-	35	-	29	-	23	-
1.5	37	-	27	-	21	-	15	-
< 1.5	37	-	27	-	21	-	15	-

### 11.5 CA and CS<sub>n</sub> Setup, Hold and Derating (cont'd)



$$\text{Setup Slew Rate Falling Signal} = \frac{V_{\text{REF}(dc)} - V_{\text{IL}(ac)\text{max}}}{\Delta TF}$$

$$\text{Setup Slew Rate Rising Signal} = \frac{V_{\text{IH}(ac)\text{min}} - V_{\text{REF}(dc)}}{\Delta TR}$$

**Figure 77 — Illustration of nominal slew rate and t<sub>VAC</sub> for setup time t<sub>IS</sub> for CA and CS<sub>n</sub> with respect to clock.**


11.5 CA and CS<sub>n</sub> Setup, Hold and Derating (cont'd)

Figure 78 — Illustration of nominal slew rate for hold time  $t_{IH}$  for CA and CS<sub>n</sub> with respect to clock

# 11.5 CA and CS\_n Setup, Hold and Derating (cont'd)





Figure 79 — Illustration of tangent line for setup time  $t_{IS}$  for CA and CS\_n with respect to clock

**11.5 CA and CS<sub>n</sub> Setup, Hold and Derating (cont'd)**

**Figure 80 — Illustration of tangent line for for hold time  $t_{IH}$   
for CA and CS<sub>n</sub> with respect to clock**

## 11.6 Data Setup, Hold and Slew Rate Derating

For all input signals (DQ, DM) the total  $t_{DS}$  (setup time) and  $t_{DH}$  (hold time) required is calculated by adding the data sheet  $t_{DS}(\text{base})$  and  $t_{DH}(\text{base})$  value (see Table 70) to the  $\Delta t_{DS}$  and  $\Delta t_{DH}$  (see Table 67) derating value respectively.

Example:  $t_{DS}(\text{total setup time}) = t_{DS}(\text{base}) + \Delta t_{DS}$ .

Setup ( $t_{DS}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IH(ac)}\text{min}$ . Setup ( $t_{DS}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{REF(dc)}$  and the first crossing of  $V_{IL(ac)}\text{max}$  (see Figure 81). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$  to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$  to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value (see Figure 83).

Hold ( $t_{DH}$ ) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of  $V_{IL(dc)}\text{max}$  and the first crossing of  $V_{REF(dc)}$ . Hold ( $t_{DH}$ ) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of  $V_{IH(dc)}\text{min}$  and the first crossing of  $V_{REF(dc)}$  (see Figure 82). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to  $V_{REF(dc)}$  region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to  $V_{REF(dc)}$  region', the slew rate of a tangent line to the actual signal from the dc level to  $V_{REF(dc)}$  level is used for derating value (see Figure 84).

For a valid transition the input signal has to remain above/below  $V_{IH/IL(ac)}$  for some time  $t_{VAC}$  (see Table 37).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached  $V_{IH/IL(ac)}$  at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach  $V_{IH/IL(ac)}$ .

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation. These values are typically not subject to production test. They are verified by design and characterization.

**Table 70 — Data Setup and Hold Base-Values**

[ps]	Data Rate				reference
	1333	1600	1866	2133	
$t_{DS}(\text{base})$	100	75	-	-	$V_{IH/L(ac)} = V_{REF(dc)} \pm 150\text{mV}$
$t_{DS}(\text{base})$	-	-	62.5	47.5	$V_{IH/L(ac)} = V_{REF(dc)} \pm 135\text{mV}$
$t_{DH}(\text{base})$	125	100	80	65	$V_{IH/L(dc)} = V_{REF(dc)} \pm 100\text{mV}$

NOTE 1 AC/DC referenced for 2V/ns DQ, DM slew rate and 4V/ns differential DQS\_t/DQS\_c slew rate and nominal  $V_{IX}$ .

## 11.6 Data Setup, Hold and Slew Rate Derating (cont'd)

Table 71 — Derating values LPDDR3 tDS/tDH - ac/dc based AC150

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC150 Threshold $\rightarrow V_{IH(ac)} = V_{REF(dc)} + 150mV, V_{IL(ac)} = V_{REF(dc)} - 150mV$ DC100 Threshold $\rightarrow V_{IH(dc)} = V_{REF(dc)} + 100mV, V_{IL(dc)} = V_{REF(dc)} - 100mV$													
		DQS_t, DQS_c Differential Slew Rate											
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
DQ, DM Slew rate V/ns	4.0	38	25	38	25	38	25	38	25	38	25	-	-
	3.0	-	-	25	17	25	17	25	17	25	17	38	29
	2.0	-	-	-	-	0	0	0	0	0	0	13	13
	1.5	-	-	-	-	-	-	-25	-17	-25	-17	-12	-4

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

Table 72 — Derating values LPDDR3 tDS/tDH - ac/dc based AC135

$\Delta t_{DS}, \Delta t_{DH}$ derating in [ps] AC/DC based AC135 Threshold $\rightarrow V_{IH(ac)} = V_{REF(dc)} + 135mV, V_{IL(ac)} = V_{REF(dc)} - 135mV$ DC100 Threshold $\rightarrow V_{IH(dc)} = V_{REF(dc)} + 100mV, V_{IL(dc)} = V_{REF(dc)} - 100mV$													
		DQS_t, DQS_c Differential Slew Rate											
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns	
		$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$	$\Delta t_{IS}$	$\Delta t_{IH}$
DQ, DM Slew rate V/ns	4.0	34	25	34	25	34	25	34	25	34	25	-	-
	3.0	-	-	23	17	23	17	23	17	23	17	34	29
	2.0	-	-	-	-	0	0	0	0	0	0	11	13
	1.5	-	-	-	-	-	-	-23	-17	-23	-17	-12	-4

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

Table 73 — Required time  $t_{VAC}$  above  $V_{IH(ac)}$  {below  $V_{IL(ac)}$ } for valid transition for DQ, DM

Slew Rate [V/ns]	$t_{VAC}$ [ps] @ 150mV 1333Mbps		$t_{VAC}$ [ps] @ 150mV 1600Mbps		$t_{VAC}$ [ps] @ 135mV 1866Mbps		$t_{VAC}$ [ps] @ 135mV 2133Mbps	
	min	max	min	max	min	max	min	max
> 4.0	58	-	48	-	40	-	34	-
4.0	58	-	48	-	40	-	34	-
3.5	56	-	46	-	39	-	33	-
3.0	53	-	43	-	36	-	30	-
2.5	50	-	40	-	33	-	27	-
2.0	45	-	35	-	29	-	23	-
1.5	37	-	27	-	21	-	15	-
< 1.5	37	-	27	-	21	-	15	-



# 11.6 Data Setup, Hold and Slew Rate Derating (cont'd)





Figure 81 — Illustration of nominal slew rate and  $t_{VAC}$  for setup time  $t_{DS}$  for DQ with respect to strobe

## 11.6 Data Setup, Hold and Slew Rate Derating (cont'd)



$$\text{Hold Slew Rate Rising Signal} = \frac{V_{REF(dc)} - V_{IL(dc)max}}{\Delta TR}$$

$$\text{Hold Slew Rate Falling Signal} = \frac{V_{IH(dc)min} - V_{REF(dc)}}{\Delta TF}$$

Figure 82 — Illustration of nominal slew rate for hold time  $t_{DH}$  for DQ with respect to strobe

# 11.6 Data Setup, Hold and Slew Rate Derating (cont'd)




Figure 83 — Illustration of tangent line for setup time  $t_{DS}$   
for DQ with respect to strobe

## 11.6 Data Setup, Hold and Slew Rate Derating (cont'd)




Figure 84 — Illustration of tangent line for for hold time  $t_{DH}$  for DQ with respect to strobe

---

**Annex A -(informative) Recognition Page**

---

The JEDEC low-power DRAM committee chairperson would like to thank the following people for their significant contributions for the completion of this standard:

Jungyong Choi  
Wendy Elsasser  
Sangeun Lee  
Patrick Moran  
Osamu Nagashima  
Frank Ross  
Dan Skinner  
Michael Suh  
Joseph Tsang

---

## Annex B (informative) Differences between Document Revisions

---

### B.1 Initial Release JESD209-3

LPDDR3 Specification Released as JESD209-3.

### B.2 Differences between JESD209-3A and JESD209-3

1. Added Note 5 to section [4.11.3, Mode Register Write - CA Training Mode](#)
2. Added Note 12 to command truth table notes to describe support of a floated CA bus, [Table 24](#).
3. Updated [Figure 39](#) and added figure note 1 to describe optional CS<sub>n</sub> timing for the MRW RESET command.
4. Updated addressing table, [Table 3](#), refresh requirements table, [Table 62](#), and mode registers [Table 8](#), to allow support for a 6Gb DRAM density option.
5. Updated mode register MR5, [Table 5](#), “\_Basic Configuration 1 (MA<7:0> = 05H):” on page 25, to support updated JEDEC Manufacturer ID designation system.
6. Added notes 3 & 4 to overshoot/undershoot values table, [Table 48](#), clarifying the conditions for measurement of overshoot and undershoot maximum values and area.
7. Corrected optional MRW RESET address from 0x3F to 0xFC in [Figure 39](#) to maintain consistency throughout document for addressing notation (endian-ness).
8. Clarified language in [4.13](#) to indicate that all input buffers including CK<sub>t</sub> and CK<sub>c</sub> are “don’t care” in power-down mode. Existing language indicates that clock input buffers remain active during power-down.
9. Corrected description of write preamble in [4.5](#).
10. Corrected MR0 and MR2 definitions in mode register table, [Table 8](#), to include WL setB and WL select bits.
11. Corrected fonts in [Table 52](#) to change “W” back to “Ω”.
12. Clarified definition of  $V_{ODTR}$  in [7.1.3](#).
13. Updated Note 8 under 216-ball single-channel packages, “216-ball 12mm x 12mm 0.4mm Pitch Single Channel A POP FBGA (top view) Using Variation VCCCDDB for MO-273” on page 3 and “216-ball 12mm x 12mm 0.4mm Pitch Single Channel B POP FBGA (top view) Using Variation VCCCDDB for MO-273” on page 4, to match wording accepted by JEDEC committee.
14. Corrected typo page 108, note 4, changed “maximm” to “maximum”.
15. Added axes labels for figures [Figure 74](#) and [Figure 75](#).
16. Updated READ followed by WRITE timing diagram to better show min READ to WRITE spacing, [Figure 13](#).
17. Power Down timing, moved BL/2 reference to more clearly depict the described timing relationships, [Figure 54](#).
18. Power Down timing, added BL/2 reference to more clearly depict the described timing relationships, [Figure 55](#).
19. Corrected placement of arrows for  $t_{RTP}/t_{RP}$  in [Figure 22](#).
20. Corrected paragraph describing the beginning of  $t_{RTP}$  in [4.7.1](#) and in [4.7.3.1](#).
21. Updated note 3, [Table 11](#).
22. Updated paragraph in [4.11.4](#) to describe that write leveling is performed on a per-byte basis.
23. Updated paragraph in section to indicate that data setup/hold parameters are defined in relationship to DQS for read and between DQS and clock for write, [11.2.4](#).
24. Corrected equation typo in [11.2.3.3](#)
25. Updated Vssq definition to align with Vddq definition, [Table 2](#).

## **Annex B(informative) Differences between Document Revisions (cont'd)**

### **B.3 Differences between JESD209-3B and JESD209-3A**

#### **B.3.1 From JCB-13-22**

1. Added 1866/2133 speed bins and associated timing specifications, [Table 64](#).
2. Updated CA and DQ setup and hold base values tables for appropriate de-rating, [Table 65](#), [Table 66](#), and [Table 70](#).
3. Added associated latencies for 1866/2133 speed bins, Mode Register 1, “\_Device Feature 1 (MA<7:0> = 01H):” on [page 22](#), Mode Register 2 “\_Device Feature 2 (MA<7:0> = 02H):” on [page 23](#), and [Table 63](#).
4. Updated tVAC/tDVAC requirements for 1866/2133 speed bins, [Table 37](#), [Table 38](#), [Table 69](#) and [Table 73](#).
5. Updated pin capacitance values for 1866/2133 speed bins, [Table 55](#).
6. Updated AC/DC input levels for 1866/2133 speed bins, [Table 34](#) and [Table 35](#).
7. Updated ODT values and associated parameters for 1866/2133 speed bins, Mode Register 11 “\_ODT Control (MA<7:0> = 0BH):” on [page 27](#), note 3 in [Table 29](#), and [Table 54](#), “ODT DC Electrical Characteristics, assuming RZQ = 240 ohm after proper ZQ calibration” on [page 100](#).
8. Corrected equation for start of auto-precharge operation in section [4.7.3.1](#).
9. Updated Write Leveling operation timing to include  $t_{WLS}/t_{WLH}$  write leveling setup and hold times, [Figure 45](#). Added parameters to AC timing table, [Table 64](#) as TBD.
10. Updated  $t_{MRD}$  values, [Table 64](#).
11. Updated latency table for 1ps resolution of  $t_{CK}$  values, for consistency.
12. Corrected write preamble timing waveform in [Figure 34](#), [Figure 55](#), and [Figure 56](#).
13. Corrected tWR starting point in [Figure 16](#).
14. Corrected data output timing waveforms in [Figure 20](#).
15. Added Table of Contents, [page 11-13](#).
16. Updated [Table 39](#) for 1866/2133 operation by adding AC135 input levels.
17. Added 256-ball 14POP Single Channel-A variant package, “256-ball 14mm x 14mm 0.4mm Pitch Single Channel-A POP FBGA (top view) Using Variation VEECDDB for MO-273” on [page 6](#).
18. Mode register write timing diagram updated to show  $t_{MRD}$  from a MRW to valid command (was  $t_{MRW}$ ), [Figure 38](#).
19. Correction made to note 11 reference for command table. Note 11 reference marker was attached to REFRESH command but has been moved to reference PRECHARGE command, [Table 24](#).
20. Editorial corrections made to sections [4.12.4](#) and [4.12.5](#).
21. Added MO numbers for 178-ball, 253-ball, and 346-ball package ball-outs, “253-Ball 0.5mm Pitch Discrete Dual-Channel FBGA (top view) Using Variation EA for MO-276” on [page 8](#), “178-Ball Discrete Single-Channel FBGA (top view) Using Variation AA for MO-311” on [page 9](#), and “346-ball 0.5mm Pitch Dual-Channel Multi-Chip Package (MCP) FBGA (top view) Using Variation AP for MO-276” on [page 10](#).

#### **B.3.2 From JCB-13-54**

1. updated footnote 2 (table 64) to say: All AC timings assume an input slew rate of 2 V/ns for single ended signals.
2. added footnote 4 (applying to all parameters: “All timing and voltage measurements are defined ‘at the ball’,”
3. added derating table (now 71) for AC level=135 mV (with TBD values for now)
4. added 221-ball #55.11
5. added numbers AC135 derating in [Table 72](#) and [Table 68](#) (based on Tg presentation and additional corrections. please check.)
6. [Figure 13](#): second burst: Data relabeled from “Dout” to “Din”
7. [Figure 26](#) Note2. 0.26 $\mu$ s changed to 0.52 $\mu$ s (matching [Fig 27](#) note2). Should be 4 x tRFCab(of 4Gb).
8. [Figure 30](#). Added Capital letters to clearly indicate which note describes which case.
9. 4.9, Self Refresh. Paragraph 3, last sentence ([page 67](#)): changed “one clock” to “tCPDED” matching [Figure 33](#)
10. added  $t_{MRRI}(\text{min}) = t_{RCD}$  to [table 64](#)
11. added MO and Variation for 221-ball LPDDR3-EMMC MCP

12. Correction of WL SETB valued in table 64
13. added 12Gb density into MR8, MR17 tables, table 62 (Refresh) and table 3 Addressing
14. added 6Gb density into MR17 table and added Note2 (also applicable to 12Gb)
15. Show CS and CA don't care while maintaining SRF, DPD, PD in command truth table; Explicitly show CS valid around PD, DPD, SRF and go don't care after tCPDED in figures 33, 52, 64.
16. Updated crossreference to the proper table for DQ mapping in CA calibration mode in section 4.11.3.1
17. updated 221-ball (item 55.11) as provided by JC63-TG chair. fixed typo 'accessability'.
18. added ballot materials for 135 mV derating tables (JC42.6-13-099) and tWLS/tWLH values (JC42.6-13-055)
19. added CA-training ballot material (JC42.6-13-214) in Chapter 4.11.3
20. added/replaced new refresh requirements as per ballot JC42.6-13-211 and 13-212: Refresh chapter 4.8 and refresh requirement table in chapter 11.3
21. added ballot material from ballot JC42.6-13-203: OUS values for 1866/2133
22. added ballot material JC-63-13-012: 168-ball 1 ch. PoP with optional eMMC.
23. recreated table of contents
24. updated Figure 51 (CA-training) based on ballot comment
25. updated in 2.3: modified note 2 based on #1798.62
26. 8.5: modified values based on ballot comment to 13-203
27. 2.2.4: changed VSS --> VSSm on two instances on ball A8 and C8
28. Included tINIT5 clarification in section 3.3.1
29. updated overshoot/undershoot values as per ballot 13-203 numbers in table 49.





---

## Standard Improvement Form

JEDEC

---

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 North 10<sup>th</sup> Street  
Suite 240 South  
Arlington, VA 22201-2107

Fax: 703.907.7583

---

1. I recommend changes to the following:

☐ Requirement, clause number \_\_\_\_\_

☐ Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

☐ Unclear ☐ Too Rigid ☐ In Error

☐ Other \_\_\_\_\_

---

2. Recommendations for correction:

---

---

---

---

---

3. Other suggestions for document improvement:

---

---

---

---

---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

Date: \_\_\_\_\_

---

***JEDEC***<sup>®</sup>

The JEDEC logo is centered on the page. It features the word "JEDEC" in a bold, italicized, dark brown sans-serif font. A registered trademark symbol (®) is located at the end of the word. Below the text is a thick, dark red horizontal line that starts under the 'J' and extends to the right, ending under the 'C'.