

# Stratix II RAM WYSIWYG User Guide

Version 1.3  
April 24, 2004

By  
Altera Corporation

# Table of Contents:

<b>1.</b>	<b>OVERVIEW .....</b>	<b>1</b>
1.1	Stratix II RAM block .....	2
1.2	Improvements from the Stratix Memory .....	2
1.2.1	Byte-Enable .....	2
1.2.2	Address-Stall.....	3
1.2.3	Packed Mode .....	3
1.2.4	Mixed-Width Mode .....	3
1.2.5	Improved Clock-Enable Control .....	3
<b>2.</b>	<b>RAM PRIMITIVE .....</b>	<b>4</b>
2.1	RAM Input Signals.....	6
2.2	RAM Output Signals .....	8
2.3	RAM Modes .....	8
2.4	Registering Modes of I/O signals.....	11
2.5	Polarities and Default Values .....	11
<b>3.</b>	<b>OPERATION MODES .....</b>	<b>12</b>
3.1	ROM (Read-Only Memory).....	12
3.2	Single-Port.....	12
3.3	Simple Dual-Port (a.k.a. Dual-Port) .....	13
3.4	True Dual-Port (a.k.a. bidir_dual_port).....	14
<b>4.</b>	<b>INTERNAL INPUT REGISTERS.....</b>	<b>15</b>
<b>5.</b>	<b>EXAMPLE .....</b>	<b>16</b>

## 1. Overview

This document describes the WYSIWYG primitive for the Stratix II memory blocks. The Stratix II memory blocks are very similar to Stratix memory blocks. It still has the heterogeneous memory architecture. Namely it has the 3 different-size blocks: M512 RAM blocks, M4K RAM blocks and M-RAM blocks. But not every member of the Stratix II family has the M-RAM block. For example, the smallest Stratix II device will only have M512 RAM blocks and M4K RAM blocks.

Feature-wise, the Stratix II memory is almost a superset of Stratix memory except that it does not allow asynchronous clear on the input registers as the Stratix memory. Asynchronous clear is only available on the output registers in the Stratix II memory. For details on the Stratix RAM primitive, please refer to stratix\_ram\_wys\_user.doc.

## 1.1 Stratix II RAM block

The following picture shows the abstract functional I/O interface for the Stratix II memory. The ports in blue color are new in the Stratix II memory compared to the Stratix memory.




Figure 1: Stratix II RAM

## 1.2 Improvements from the Stratix Memory

Based on the experience of Stratix memory, there are couple enhancements being requested and approved in the Stratix II architecture. The followings are the main enhancements in the Stratix II memory blocks:

### 1.2.1 Byte-Enable

The M512 RAM block will now support byte-enable. Also byte-enable control has been made more flexible in general. It will be available in x1, x2, x4, and x9 modes as well. In x1, x2, x4 and x9 modes, it will act similar to a write-enable. Either all bits are enabled or disabled by the single-bit byte-enable control signal. This feature is mainly added to help fitting. Currently, in Stratix, given a 512x18 RAM with two byte-enable controls, the RAM can only be implemented in the M-RAM block, not the M4K RAM block since the M4K RAM block does not support byte-enable in x9 mode. It is really a waste in resource usage if implementing the 512x18 block in a M-RAM block. With this new feature, we can then partition the 512x18 RAM into 2 M4K RAM blocks in the 512x9 mode. Each M4K RAM block will get 1 byte-enable control.

### 1.2.2 Address-Stall

The Address stall feature has been added to the M4K RAM block and the M-RAM block. Address stall is used to hold the previous address value for as long as the stall signal is enabled. This is to improve the efficiency in cache-miss applications.

### 1.2.3 Packed Mode

Hardware packed-mode has been added to the M-RAM block. Packed mode is a mode to allow packing of two unrelated single-port RAM into a single memory block as long as each of the single-port RAM uses less than half size of the memory block. This feature already exists in the M4K RAM block of the Stratix device, but not the M-RAM block. In Stratix architecture, we currently emulate the packed mode in software through ground lcell insertion as the MSB address bit to one RAM and tie the inserted MSB address of another RAM to VCC. With this hardware feature added, we no longer need to insert the ground lcell.

### 1.2.4 Mixed-Width Mode

The M512 RAM block will now support all combinations of mixed-widths. In the Stratix device, only certain combination of mixed-width is allowed. Please see the following table for detail. Another important thing here is the mixed-width of bidir dual-port mode in the M4K RAM block, the hardware is still asymmetric in the sense of mixed-width. In bidirectional dual-port mode, port A must be the wider port.

### 1.2.5 Improved Clock-Enable Control

Stratix II memory blocks have more flexible clock-enable control. In the Stratix architecture, once the clock is paired with clock-enable, all registers fed by the clock will get the clock-enable. This has been causing problems in our DCFIFO (dual-clock FIFO) megafunction implementation. The DCFIFO megafunction requires two clocks, one for read and one for write. However, it also requires gating the read clock on the output registers with clock-enable while leaves the read clock not-gated on read input registers. This is something the Stratix hardware can't support. And this incurs some area overhead on the DCFIFO implementation in the Stratix architecture.

In the Stratix II memory block, with the more flexible clock-enable control, the DCFIFO megafunction can use the clock-enable independently on input registers vs. output registers. It no longer needs the extra overhead logic.

Table 1 dictates all different modes supported by each block type:

Operation Mode	M512 RAM Block		M4K RAM Block		M-RAM Block <sup>1</sup>	
Single-port	512x1	64x9	4Kx1	512x9	64Kx9	8Kx72
	256x2	32x18	2Kx2	256x18	32Kx18	4Kx144 <sup>4</sup>
	128x4		1Kx4	128x36	16Kx36	

<b>Simple dual-port (dual_port)</b>	WxM/RxN or WxY/RxZ  M,N is (1,2,4,8,16) Y, Z is (9,18)	WxM/RxN or WxY/RxZ  M,N is (1,2,4,8,16,32) Y,Z is (9, 18, 36)	WxM / RxN Wx144/Rx144  M is (9,18,36,72) N is (9,18,36,72)
<b>True dual-port (bidir_dual_port)</b>	N/A	AxM/BxN <sup>3</sup> or AxY/BxZ <sup>3</sup>  M,N is (1,2,4,8,16), M ≥ N Y,Z is (9, 18), Y ≥ Z	AxM / BxN  M is (9,18,36,72) N is (9,18,36,72)
<b>ROM<sup>2</sup></b>	Same as single-port	Same as single-port	N/A

**Table 1 Stratix II RAM Configurations**

- Note:
1. There is no MIF support in the M-RAM block. The content can't be pre-initialized.
  2. Since all inputs to the Stratix II RAM need to be registered, the ROM mode really means a pipelined ROM.
  3. For users of mixed-width Bidir dual-port RAM, the RAM is still symmetric because the megafunction will swap the ports when the given B port is wider than A port. However, when you write RAM WYSIWYG primitive, you have to make sure Port A is wider than Port B.
  4. The x144 mode is actually supported by emulation through true dual-port mode. Quartus will pack two x72 atoms in true dual-port mode to support this mode. So, indeed each atom can't have more than 72 bits data bus.

## 2. RAM Primitive

Just like Stratix devices, we only have one WYSIWYG primitive `stratixii_ram_block` to model all three blocks and modes.

```
stratixii_ram_block <block_name>
(
    // Port A inputs
    .portadatain(<port A write data source bus>),
    .portaaddr(<port A addresses bus>),
    .portawe(<port A write-enable source>),
    .portabyteenamasks(<port A byte-enable mask source bus>),
    .portaaddrstall(<port A address stall source>),

    // Port B inputs
    .portbdatain(<port B write data source bus>),
    .portbaddr(<port B addresses bus>),
```

```

    .portbrewe(<port B read-enable/write-enable source>),
    .portbbyteenamasks(<port B byte-enable mask source bus>),
    .portbaddrstall(<port B address stall source>),

    // Control signals
    .clk0(<clock source 0>),
    .clk1(<clock source 1>),
    .ena0(<clock enable for clock 0>),
    .ena1(<clock enable for clock 1>),
    .clr0(<clear source 0>),
    .clr1(<clear source 1>),

    // Port A outputs
    .portadataout(<port A read data output bus>)

    // Port B outputs
    .portbdataout(<port B read data output bus>)
);
defparam <block_name>.operation_mode = <operation mode>;
defparam <block_name>.mixed_port_feed_through_mode = <mixed port
    feed through mode>;
defparam <block_name>.ram_block_type = <ram block type>;
defparam <block_name>.logical_ram_name = <logical RAM's name>;
defparam <block_name>.init_file = <name of the initialization
    file>;
defparam <block_name>.init_file_layout = <layout of the
    initialization file>;
defparam <block_name>.data_interleave_width_in_bits = <data
    interleave width in bits>;
defparam <block_name>.data_interleave_offset_in_bits = <data
    interleave offset in bits>;
defparam <block_name>.port_a_logical_ram_depth = <port A depth of
    the logical RAM >;
defparam <block_name>.port_a_logical_ram_width = <port A width of
    the logical RAM >;
defparam <block_name>.port_a_data_out_clock = <port A data out
    clock>;
defparam <block_name>.port_a_data_out_clear = <port A data out
    clear>;
defparam <block_name>.port_a_first_address = <port A starting
    address for this block>;
defparam <block_name>.port_a_last_address = <port A ending
    address for this block>;
defparam <block_name>.port_a_first_bit_number = <port A first
    logical bit position of this block>;
defparam <block_name>.port_a_data_width = <width of the port A
    data bus of this block>;
defparam <block_name>.port_a_address_width = <width of the port A
    address bus of this block>;
defparam <block_name>.port_a_byte_enable_mask_width = <width of
    the port A byte-enable mask bus of this block>;
defparam <block_name>.port_a_byte_size = <port A byte size>;

```

```

defparam <block_name>.port_a_disable_ce_on_input_registers =
    <port A disable clock-enable on input registers>;
defparam <block_name>.port_a_disable_ce_on_output_registers =
    <port A disable clock-enable on output registers>;
defparam <block_name>.port_b_logical_ram_depth = <port B depth of
    the logical RAM >;
defparam <block_name>.port_b_logical_ram_width = <port B width of
    the logical RAM >;
defparam <block_name>.port_b_data_in_clock = <port B data in
    clock>;
defparam <block_name>.port_b_address_clock = <port B address
    clock>;
defparam <block_name>.port_b_read_enable_write_enable_clock =
    <port B read-enable/write-enable clock>;
defparam <block_name>.port_b_byte_enable_clock = <port B byte-
    enable clock>;
defparam <block_name>.port_b_data_out_clock = <port B data out
    clock>;
defparam <block_name>.port_b_data_out_clear = <port B data out
    clear>;
defparam <block_name>.port_b_first_address = <port B starting
    address for this block>;
defparam <block_name>.port_b_last_address = <port B ending
    address for this block>;
defparam <block_name>.port_b_first_bit_number = <port B first
    logical bit position of this block>;
defparam <block_name>.port_b_data_width = <width of the port B
    data bus of this block>;
defparam <block_name>.port_b_address_width = <width of the port B
    address bus of this block>;
defparam <block_name>.port_b_byte_enable_mask_width = <width of
    the port B byte-enable mask bus of this block>;
defparam <block_name>.port_b_byte_size = <port B byte size>;
defparam <block_name>.port_b_disable_ce_on_input_registers =
    <port B disable clock-enable on input registers>;
defparam <block_name>.port_b_disable_ce_on_output_registers =
    <port B disable clock-enable on output registers>;

```

## 2.1 RAM Input Signals

*<block\_name>* is the unique identifier for this particular block. *This field is required.*

In 'single-port' or 'rom' modes, the B port is not used; therefore all the port B inputs are optional.

The RAM block only supports two clocks, two clock-enables and two clears signals.

In 'simple dual-port' mode, the M-RAM block doesn't have the read-enable control on the read port. The read-enable should be tied to VCC if block type is set to 'MRAM'.

**.portadatain(<data sources>)**, is the port A write data input bus to this RAM block. The port A data input bus is always registered by clock0 signal. The valid bus width will depend on the operation mode and the block type parameter. Please refer to table 1 for the valid option. If block type is auto, the valid bus width will be assumed to be the same as the M-

RAM block. This port is optional. ROM mode does not use this port since it only does read operation. For all other modes, this port is required.

- .portaaddr(<addresses>)**, are the address inputs for port A. Just like the port A data input bus, the port A address bus is always registered by clock0 signal. The valid address bus width will depend on the operation mode and the block type. Refer to table 1 for the valid address bus width. If block type is auto, the valid bus width will be assumed to be the same as the M-RAM block. This port is required.
  - .portawe(<write-enable source>)**, is the (active-high) signal that makes the port A active for writing. *It should be the same signal for all blocks of the same logical RAM.* This port is also always registered by clock0 signal and it is optional. ROM mode does not need this port since it does not allow writing. For all other operation modes, this port is required.
  - .portabyteenamasks(<byte masks>)**, are the byte enable masks for the port A write port. This byte-enable mask port is always registered by clock0 signal. *This port is optional.* The valid bus width for the byte-enable masks depends on the data bus width and the block type. The byte-enable mask bus width should be equal to the data bus width divided by byte size. The total byte-enable masks (including port B) should not exceed 2 for the M512 RAM block, 4 for the M4K RAM block, and 16 for the M-RAM block.
  - .portaaddrstall(<address-stall source for port A address>)**, is the (active-high) signal that is used to hold the port A address value for as long as it is enabled. *This port is optional.*
  - .portbdatain(<data sources>)**, is the port B write data input bus to this RAM block. The port B data input bus is always registered. You can specify the clock source through *port\_b\_data\_in\_clock* parameter to choose between clock0 and clock1. This port is optional. It will be used only in true dual-port mode. For valid bus width, please refer to table 1 for details.
  - .portbaddr(<addresses>)**, are the address inputs for port B. Similar to the port B data input bus, the port B address bus is always registered. You can specify the clock source through *port\_b\_address\_clock* parameter to choose between clock0 and clock1. The valid address bus width will depend on the operation mode and the block type. Refer to table 1 for the valid address bus width. If block type is auto, the valid bus width will be assumed to be the same as the M-RAM block. This port is required. Please see Table 1 for valid address bus width in each mode of different block type.
  - .portbrewe(<read-enable/write-enable source>)**, is the (active-high) signal that makes the port B active for reading(or writing). *It should be the same signal for all blocks of the same logical RAM.* This port is also always registered. You can specify the clock source through *port\_b\_read\_enable\_write\_enable\_clock* parameter to choose between clock0 and clock1. This port is optional.
- Note: In *bidir\_dual\_port* mode, this port will be used as write-enable and it's also 'active-high'.
- .portbbyteenamasks(<byte masks>)**, are the byte enable masks for the port B write port. This byte-enable mask port is always registered. And you can specify the clock source through *port\_b\_byte\_enable\_clock* parameter to choose between clock0 and clock1. *This port is optional.* The valid bus width for byte-enable masks depends on the corresponding data input bus and the block type. The byte-enable mask bus width should be equal to the data bus width divided by byte size.
  - .portbaddrstall(<address-stall source for port B address>)**, is the (active-high) signal that is used to hold the port B address value for as long as it is enabled. *This port is optional.*
  - .clk0(<clock source>)**, designates one of the clocks for the address, data, output, and enable registers. *This signal should be the same signal for all blocks of the same logical RAM.* This port is required since port A inputs are always registered by clk0.



- .clk1**(*<clock source>*), designates one of the clocks for the address, data, output, and enable registers. *This signal should be the same signal for all blocks of the same logical RAM.* This port is optional.
- .ena0**(*<clock-enable 0>*), is the clock enable for .clk0. Only allowed when the .clk0 port on the RAM block is specified. This port is optional.
- .ena1**(*<clock-enable 1>*), is the clock enable for .clk1. Only allowed when the .clk1 port on the RAM block is specified. This port is optional.
- .clr0**(*<clear source>*), is one of the clear signals for the RAM. The clear signal can only clear the output registers. This port is optional.
- .clr1**(*<clear source>*), is one of the clear signals for the RAM. The clear signal can only clear the output registers. This port is optional.

## 2.2 RAM Output Signals

- .portadataout**(*<data outputs>*), is the A port read data output bus of this RAM block. The output can be registered or not registered by specifying the *port\_a\_data\_out\_clock* parameter. If the parameter is none, the output is not registered. Otherwise, the parameter will designate the clock source for the output registers. Also, the output register can be asynchronously cleared by clear0/clear1 signal through parameter *port\_a\_data\_out\_clear*.
- .portbdataout**(*<data outputs>*), is the B port read data output bus of this RAM block. The output can be registered or not registered by specifying the *port\_b\_data\_out\_clock* parameter. If the parameter is none, the output is not registered. Otherwise, the parameter will designate the clock source for the output registers. Also, the output register can be asynchronously cleared by clear0/clear1 signal through parameter *port\_a\_data\_out\_clear*.

## 2.3 RAM Modes

There are two types of information fields: fields which give logical RAM-wide information, and fields that are block-specific. An important note here is although the B port inputs can choose between clock0 and clock1, the inputs on the same port do not allow to use different clocks. They must be synchronous to the same clock. So if port B data in uses clock0, port B addresses can't use clock1.

### RAM-block wide information fields are as follows:

- <operation mode>* is one of {*single\_port*, *dual\_port*, *bidir\_dual\_port*, *rom*}. It specifies what functionality this memory block implements. *This field is required. It should be the same for all blocks of the same logical RAM.*
- <mixed port feed through mode>* is one of {*dont\_care*, *old*}. *This field is optional.* It only makes sense in *dual\_port* or *bidir\_dual\_port* modes. The field is used to dictate the behavior of 'read-during-write on different ports' at the same location with the same clock. When it's 'dont\_care', it means the read output is 'unknown'. When it's 'old', it means the read output is the old data in the address before the write occurs. The default value is 'dont\_care'.

Note: The M-RAM block can only support 'dont\_care' mode.

- <ram block type>*, is one of {*M512*, *M4K*, *M-RAM*, or *auto*}. *This field is optional.* The default value is *auto*. This parameter will constrain the compiler where to place this RAM

instance. When it's auto, compiler will have the most freedom to move it between all three blocks depending on its functionality and configuration.

*<logical RAM's name>*, is the unique identifier for the corresponding logical RAM. *This field is required. It should be the same name for all blocks of the same logical RAM.*

*<name of the initialization file>*, is an identifier for the memory initialization file (.mif or .hex). *This field is optional (memory is not initialized). It should be the same file for all blocks of the same logical RAM.*

Note: The M-RAM block does not support MIF. If block type is 'M-RAM', the field should not be used.

*<layout of the initialization file>*, is one of {Port\_A, Port\_B}. *This field is optional.* The default is Port\_A. It indicates how the memory initialization file is organized(.mif or .hex). If it's Port\_A, the memory initialization file stores the memory as *port\_a\_logical\_ram\_depth* words with word size *port\_a\_logical\_ram\_width*.

*<data interleave width in bits>*, *<data interleave offset in bits>*, these two parameters, combined with the first bit parameter and the data width parameter, specifies what logical bits are contained in a RAM block. They are common for all possible views (portA read, portA write, portB read, portB write) and default to 1.

#### **RAM-block wide port information fields are as follows:**

*<port A depth of the logical RAM >*, represents the logical depth of the A port of the corresponding logical RAM. *This field is required. It should be the same value for all blocks of the same logical RAM.*

*<port A width of the logical RAM>*, represents the logical width of the A port of the corresponding logical RAM. *This field is required. It should be the same value for all blocks of the same logical RAM.*

Note: The input registers (data-in, write-enable, address) are always clocked by clk0 for port A. So there is no need to specify the clock parameter here for port A. Also, since the inputs for port A are always registered, it's illegal to have clk0 unconnected.

*<port A data out clock>* is one of {clock0, clock1, none}. Designates the clock for the *port A* data output registers. *This field is optional*, and should be the same value for all blocks of the same logical RAM. Defaults to *none*.

*<port A data out clear>* is one of {clear0, clear1, none}. Designates the asynchronous clear for the *port A* data output registers. *This field is optional*, and should be the same value for all blocks of the same logical RAM. Defaults to *none*.

*<port B depth of the logical RAM >*, represents the logical depth of the B port of the corresponding logical RAM. *This field is optional. It should be the same value for all blocks of the same logical RAM.*

*<port B width of the logical RAM>*, represents the logical width of the B port of the corresponding logical RAM. *This field is optional. It should be the same value for all blocks of the same logical RAM.*

Note: The physical memory used by a logical RAM must add up the same from all the ports of the RAM. So if the port A mode is 4Kx1, the port B mode can be 128x32, but cannot be 128x16 since this is not an exact match.

*<port B data in clock>* is one of {clock0, clock1}. Designates the clock for the port B data input registers. *This field is optional*, and should be the same value for all blocks of the same logical RAM. If port B is used, this field is required.

*<port B address clock>* is one of {*clock0*, *clock1*}. Designates the clock for the port B address registers. *This field is optional*, and should be the same value for all blocks of the same logical RAM. If port B is used, this field is required.

*<port B read-enable/write-enable clock>* is one of {*clock0*, *clock1*}. Designates the clock for the port B read-enable/write-enable register. *This field is optional*, and should be the same value for all blocks of the same logical RAM. This field is required if port B is used.

*<port B byte-enable clock>* is one of {*clock0*, *clock1*}. Designates the clock for the port B byte-enable register. *This field is optional*, and should be the same value for all blocks of the same logical RAM. If port B byte-enables are connected, this field is required. Otherwise, this field should not be used.

*<port B data out clock>* is one of {*clock0*, *clock1*, *none*}. Designates the clock for the port A data output registers. *This field is optional*, and should be the same value for all blocks of the same logical RAM. Defaults to *none*.

*<port B data out clear>* is one of {*clear0*, *clear1*, *none*}. Designates the asynchronous clear for the port B data output registers. *This field is optional*, and should be the same value for all blocks of the same logical RAM. Defaults to *none*.

**The following information fields are block-specific:**

*<port A starting address for this block>*, represents the port A starting address of this particular block. *This field is required.*

*<port A ending address for this block>*, represents the port A ending address of this particular block. *This field is required.*

*<port A first logical bit position of this block>* gives the first writing bit position of the port A data in bus of this particular block within the corresponding logical RAM. *This field is required.*

*<width of the port A data bus of this block>* gives the width of the port A data in bus of this particular block within the corresponding logical RAM. *This field is required.*

*<width of the port A address bus of this block>* gives the width of the port A address bus of this particular block within the corresponding logical RAM. *This field is required.*

*<width of the port A byte-enable mask bus of this block>* gives the width of the port A byte-enable mask bus of this particular block within the corresponding logical RAM. *This field is required.*

*<port A byte size>* this describes the number of data bits each byte-enable mask controls. For example, if this field is 8, it means that each byte-enable mask signal will affect 8 bits data. The byte size should not exceed 9.

*<port A disable clock-enable on input registers>* is one of { *on*, *off* }. When it is *on*, the clock to the port A input registers will not be gated by the clock-enable. When it is *off*, the clock to the port A input registers will be gated by its corresponding clock-enable signal.

*<port A disable clock-enable on output registers>* is one of { *on*, *off* }. When it is *on*, the clock to the port A output registers will not be gated by the clock-enable. When it is *off*, the clock to the port A output registers will be gated by its corresponding clock-enable signal.

*<port B starting address for this block>*, represents the port B starting address of this particular block. *This field is required if port B is used.*

*<port B ending address for this block>*, represents the port B ending address of this particular block. *This field is required if port B is used.*

*<port B first logical bit position of this block>* gives the first writing bit position of the port B data in bus of this particular block within the corresponding logical RAM. *This field is required if port B is used.*

*<width of the port B data bus of this block>* gives the width of the port B data in bus of this particular block within the corresponding logical RAM. *This field is required if port B is used.*

*<width of the port B address bus of this block>* gives the width of the port B address bus of this particular block within the corresponding logical RAM. *This field is required.*

*<width of the port B byte-enable mask bus of this block>* gives the width of the port B byte-enable mask bus of this particular block within the corresponding logical RAM. *This field is required.*

*<port B byte size>* this describes the number of data bits each byte-enable mask controls. For example, if this field is 8, it means that each byte-enable mask signal will affect 8 bits data. The byte size should not exceed 9.

*<port B disable clock-enable on input registers>* is one of { on, off }. When it is on, the clock to the port B input registers will not be gated by the clock-enable. When it is off, the clock to the port B input registers will be gated by its corresponding clock-enable signal.

*<port B disable clock-enable on output registers>* is one of { on, off }. When it is on, the clock to the port B output registers will not be gated by the clock-enable. When it is off, the clock to the port B output registers will be gated by its corresponding clock-enable signal.

## 2.4 Registering Modes of I/O signals

Supported RAM registering modes are the same as the Stratix architecture, but different from the APEX 20KE architecture. The Stratix II RAM is always registered on input sides. This is shown in Table 2:

Table 2 – Stratix II RAM Registering Modes

Operation Mode	Write Logic	Read Logic	Data In	Data Out
Single Port	Reg.	Reg.	Reg.	Comb/Reg.
Simple Dual Port	Reg.	Reg.	Reg.	Comb/Reg.
True Dual Port	Reg.	Reg.	Reg.	Comb/Reg.
ROM	N/A	Reg.	N/A	Comb/Reg.

## 2.5 Polarities and Default Values


All signals are active high and all secondary inputs have programmable inversions. Upon power-up, all input registers will be 0 except that read-enable and byte-enable registers will be 1.

### 3. Operation Modes

This section describes the various operation modes supported in the Stratix II memory. Basically, there are 4 modes supported in the Stratix II memory. They are ROM, single-port, dual-port and bidir dual-port.

#### 3.1 ROM (Read-Only Memory)

ROM is a pre-initialized memory block that can only perform the read operation. The following picture illustrates its I/O interfaces. The addresses and the outputs can be separately registered. Also something to note here: The M-RAM block does not support this mode.




The followings show how the above functional ports map to the WYSIWYG.

addresses	-> portaaddr
address stall	-> portaaddrstall
outputs	-> portadataout
clks	-> clk0, clk1
ces	-> ena0, ena1
clrs	-> clr0, clr1

#### 3.2 Single-Port

In a single-port RAM, you can only access one location of the RAM at one time. You can perform read/write operations on the memory block. The following picture shows its I/O interfaces. The inputs and outputs can be separately registered.




The followings show how the above functional ports map to the WYSIWYG.

data	-> portadatain
addresses	-> portaaddr
write enable	-> portawe
address stall	-> portaaddrstall
outputs	-> portadataout
clks	-> clk0, clk1
ces	-> ena0, ena1
clrs	-> clr0, clr1

### 3.3 Simple Dual-Port (a.k.a. Dual-Port)

In simple dual-port mode, you can do 1 read and 1 write operation (1R1W) on different locations at the same time. The following picture shows the I/O interfaces. The read port and the write port can be separately registered. Also, the read data width and write data width can be different, but one must be a multiple of the other.




The followings show how the above functional ports map to the WYSIWYG.

data	-> portadatain
write addresses	-> portaaddr
write enable	-> portawe
write address stall	-> portaaddrstall
read addresses	-> portbaddr
read enable	-> portbrewe
outputs	-> portbdataout
read address stall	-> portbaddrstall
clk0	-> clk0, clk1
ces	-> ena0, ena1
clr0	-> clr0, clr1

### 3.4 True Dual-Port (a.k.a. `bidir_dual_port`)

In true dual-port mode, you can do 2W/1R1W/2R operations in different locations at the same time. The following picture shows the I/O interfaces. Port A and Port B can be separately registered. Also, the port A data width and port B data width can be different, but one must be a multiple of the other. As mentioned in Table 1, the M512 RAM block does not support this mode.



The followings show how the above functional ports map to the WYSIWYG.

PortA data	-> portadain
PortA addresses	-> portaaddr
PortA enable	-> portawe
PortA output	-> portadataout
PortA address stall	-> portaaddrstall
PortB data	-> portbdatain
PortB addresses	-> portbaddr
PortB enable	-> portbrewe
PortB output	-> portbdataout
PortB address stall	-> portbaddrstall
clks	-> clk0, clk1
ces	-> ena0, ena1
clrs	-> clr0, clr1

## 4. Internal Input registers

Input registers of a RAM can be referred to using the input register name extensions. Users can make assignments to the input registers by padding the name extensions to the RAM block instance name. The following is a list of RAM internal register name extensions.

Input Register	Name extension	Requires index?
Port A Write Enable	porta_we_reg	N
Port B Read Enable	portb_we_reg	N
Port B Write Enable	portb_re_reg	N
Port A Data In	porta_datain_reg	Y



Port B Data In	portb_datain_reg	Y
Port A Address Register	porta_address_reg	Y
Port B Address Register	portb_address_reg	Y
Port A Byte Enable Register	porta_bytena_reg	Y
Port B Byte Enable Register	portb_bytena_reg	Y

The format of the register name is <ramblock\_instance\_name>~<register\_name>[<index>].

The "index" is not required for read enable registers and write enable registers.

E.g., ram~porta\_we\_reg

The "index" is required for data-in registers, address registers, and byte enable registers.

E.g., ram~porta\_address\_reg9

## 5. Example

The following example instantiates a true dual-port (bidir dual-port) RAM that is 2 bits wide on Port A and 1 bit wide on Port B. It is 500 words deep on Port A, and 1000 words deep on Port B. The block type is set to "M4K".

```
stratixii_ram_block bdp_a500x2_b1000x1 (
    .portawe( a_we ),
    .portbrewe( b_we ),
    .clk0( clk[0] ),
    .clk1( clk[1] ),
    .ena0( clk_en[0] ),
    .ena1( clk_en[1] ),
    .clr0( clr[0] ),
    .clr1( clr[1] ),
    .portadatain( a_data_in[1:0] ),
    .portaaddr( a_address[8:0] ),
    .portbdatain( b_data_in[0] ),
    .portbaddr( b_address[9:0] ),
    .portadataout( a_data_out[1:0] ),
    .portbdataout( b_data_out[0] ));

defparam bdp_a500x2_b1000x1 .operation_mode = "bidir_dual_port";
defparam bdp_a500x2_b1000x1 .ram_block_type = "M4K";
defparam bdp_a500x2_b1000x1 .mixed_port_feed_through_mode = "dont_care";
defparam bdp_a500x2_b1000x1 .logical_ram_name = "RAM_mixed_width_500x2_1000x1";
defparam bdp_a500x2_b1000x1 .data_interleave_width_in_bits = 1;
defparam bdp_a500x2_b1000x1 .data_interleave_offset_in_bits = 1;
defparam bdp_a500x2_b1000x1 .port_a_logical_ram_depth = 500;
defparam bdp_a500x2_b1000x1 .port_a_logical_ram_width = 2;
defparam bdp_a500x2_b1000x1 .port_a_data_in_clear = "none";
defparam bdp_a500x2_b1000x1 .port_a_address_clear = "none";
defparam bdp_a500x2_b1000x1 .port_a_write_enable_clear = "none";
defparam bdp_a500x2_b1000x1 .port_a_byte_enable_clear = "none";
defparam bdp_a500x2_b1000x1 .port_a_data_out_clock = "clock0";
defparam bdp_a500x2_b1000x1 .port_a_data_out_clear = "clear1";
defparam bdp_a500x2_b1000x1 .port_a_first_address = 0;
defparam bdp_a500x2_b1000x1 .port_a_last_address = 499;
defparam bdp_a500x2_b1000x1 .port_a_first_bit_number = 0;
defparam bdp_a500x2_b1000x1 .port_a_data_width = 2;
defparam bdp_a500x2_b1000x1 .port_a_address_width = 9;
defparam bdp_a500x2_b1000x1 .port_b_logical_ram_depth = 1000;
defparam bdp_a500x2_b1000x1 .port_b_logical_ram_width = 1;
defparam bdp_a500x2_b1000x1 .port_b_data_in_clock = "clock1";
defparam bdp_a500x2_b1000x1 .port_b_data_in_clear = "none";
defparam bdp_a500x2_b1000x1 .port_b_address_clock = "clock1";
```

```
defparam bdp_a500x2_b1000x1 .port_b_address_clear = "none";
defparam bdp_a500x2_b1000x1 .port_b_read_enable_write_enable_clock = "clock1";
defparam bdp_a500x2_b1000x1 .port_b_read_enable_write_enable_clear = "none";
defparam bdp_a500x2_b1000x1 .port_b_byte_enable_clear = "none";
defparam bdp_a500x2_b1000x1 .port_b_data_out_clock = "clock1";
defparam bdp_a500x2_b1000x1 .port_b_data_out_clear = "clear0";
defparam bdp_a500x2_b1000x1 .port_b_first_address = 0;
defparam bdp_a500x2_b1000x1 .port_b_last_address = 999;
defparam bdp_a500x2_b1000x1 .port_b_first_bit_number = 0;
defparam bdp_a500x2_b1000x1 .port_b_data_width = 1;
defparam bdp_a500x2_b1000x1 .port_b_address_width = 10;
```