# Stratix III DSP WYSIWYG Description

Version 2.2 March 9, 2009

By Altera Corporation

# Table of Contents:

1 IN	INTRODUCTION 3		
2 S	TRAT	IX III DSP MULTIPLIER 3	
2.1	Stra	tix III DSP Multiplier WYSIWYG Primitive	
2	.1.1	Input Ports:	5
2	.1.2	Output Ports:	6
2	.1.3	Parameters:	6
2	.1.4	Observable Ports:	🤇
3 S	TRAT	IX III DSP OUTPUT10	
3.1	Stra	tix III DSP Output WYSIWYG Primitive	11
3	.1.1	Input Ports:	15
3	.1.2	Output Ports:	19
3	.1.3	Parameters:	20
3	.1.4	Observable Ports:	33
3	.1.5	Hidden Output ports:	37
4 M	IODES	OF OPERATION	
4.1	Mult	iplier Only Mode	38
4.2	Mult	iply-One-Level-Adder Mode	39
4.3	Mult	iply-Loopback Mode	39
4.4	Mult	iply-Accumulator Mode	40
4.5	Mult	iply-Accumulator Chainout Mode	40
4.6	Mult	iply-Two-Level-Adder Mode	42
4.7	Mult	iply Two-Level-Adder Chainout Mode	42
4.8	36-b	oit Multiplier Mode	44
4.9	Shif	t Mode	45
4.10		ouble Mode (Partial 54x54 Multiplier)	
4.11	1 D	ouble Mode (Complex 36x18 Multiplier – Real Part)	47
4.12	2 D	ouble Mode (Complex 36x18 Multiplier – Imaginary Part)	48
4.13	3 D	ouble Mode (Sum of 2 36x18 Multipliers)	49

# 1 Introduction

This document describes the WYSIWYG primitive for the Stratix III DSP (or MAC) block. The Stratix III DSP is similar to the Stratix II DSP, but some features are removed (like dynamic scan chains), some are enhanced (like rounding/saturation), and some new ones are added (like output chain adder).

As in previous architectures, the Stratix III DSP is instantiated using two basic primitives: the MAC\_MULT and the MAC\_OUT. Every function instantiation must have one MAC\_OUT primitive and one or more MAC\_MULT primitives, depending on the operation mode.

# 2 Stratix III DSP Multiplier




Figure 1: The Stratix III DSP Multiplier WYSIWYG

# 2.1 Stratix III DSP Multiplier WYSIWYG Primitive

```
STRATIX III MAC MULT < InstanceName >
     // Input Ports
     .SIGNA( <Sign representation of A>),
     .SIGNB( <Sign representation of B>),
     .DATAA( < Data A > ),
     .DATAB( < Data B > ),
     .CLK( < Clock > ),
     .ACLR( < Asynchronous clear > ),
     .ENA( < Clock enable > ),
     // Output Ports
     .DATAOUT( < Data output > ),
     .SCANOUTA( <Output of input register A>),
     // Observable ports
     .OBSERVABLEDATAAREGOUT( < Observable bus for data port A > ),
      .OBSERVABLEDATABREGOUT( < Observable \ bus \ for \ data \ port \ B>),
     .OBSERVABLESIGNAREGOUT( < Observable port for port A sign register > ),
      .OBSERVABLESIGNBREGOUT( < Observable port for port B sign register> )
);
// Parameters
defparam <InstanceName>.dataa_width = <Data A width>;
defparam <InstanceName>.datab_width = <Data B width>;
defparam <InstanceName>.dataa clock = <Data A clock>;
defparam <InstanceName>.datab clock = <Data B clock>;
defparam <InstanceName>.signa_clock = <Sign A clock>;
defparam <InstanceName>.signb clock = <Sign B clock>;
defparam <InstanceName>.scanouta clock = <Scanout A clock>;
defparam <InstanceName>.dataa clear = <Data A clear>;
defparam <InstanceName>.datab_clear = <Data B clear>;
defparam <InstanceName>.signa_clear = <Sign A clear>;
defparam <InstanceName>.signb_clear = <Sign B clear>;
defparam <InstanceName>.scanouta_clear = <Scanout A clear>;
defparam <InstanceName>.signa_internally_grounded = <Sets Sign A to GND>;
defparam < InstanceName > . signb internally grounded = < Sets sign B to GND > ;
```

# 2.1.1 Input Ports:

Input Ports:			
SIGNA - Sign representation of A			
Size (bits)	1		
Float Level	High		
Programmable Invert	Present		
Default Value	VCC		
Description	Specifies signed representation of multiplier data A input. Specifying a value of VCC means the data is signed and a value of GND means the data is unsigned. The signal can be registered by specifying signa_clock/clear parameters.		
SIGNB - Sign repres	sentation of B		
Size (bits)	1		
Float Level	High		
Programmable Invert	Present		
Default Value	VCC		
Description	Specifies signed representation of multiplier data B input. Specifying a value of VCC means the data is signed and a value of GND means the data is unsigned. The signal can be registered by specifying signb_clock/clear parameters.		
<b>DATAA</b> - Data A			
Size (bits)	18		
Float Level	High		
Programmable Invert	Present		
Default Value	0x3FFFF		
Description	Data A input bus of multiplier. Width is specified using dataa_width parameter. Can be registered using dataa_clock/clear parameters.		
<b>DATAB</b> - Data B			
Size (bits)	18		
Float Level	High		
Programmable Invert	Present		
Default Value	0x3FFFF		
Description	Data B input bus of multiplier. Width is specified using datab_width parameter. Can be registered using datab_clock/clear parameters.		
CLK - Clock			
Size (bits)	4		
Float Level	High		

Programmable Present Invert Default Value 0x0 Description Clock bus for the MAC\_MULT. ACLR - Asynchronous clear Size (bits) Float Level High Programmable Present Invert Default Value 0x0 Description Asynchronous clear bus for the MAC\_MULT. ENA - Clock enable Size (bits) 4 Float Level High Programmable Present Invert Default Value 0xF Description Clock enable bus for the MAC\_MULT.

#### 2.1.2 Output Ports:

DATAOUT - Data output

Size (bits) 36

Description Data output bus of multiplier. Width is sum of dataa and datab widths. This output can only feed one of the data inputs of the MAC\_OUT WYSIWYG using dedicated routing.

SCANOUTA - Output of input register A

Size (bits) 18

Output of input register A, which can feed data A input of another MAC\_MULT WYSIWYG.

Several of these connections can be cascaded together to form a shift register on the multiplier's data A inputs.

#### 2.1.3 Parameters:

 dataa\_width - Data A width

 Type
 Integer

 Possible Values
 Possible values are 0 and above.

 Default Value
 1

 Required
 Must be specified

 Description
 Specifies the width of data port A.

datab\_width - Data B width

Type Integer

Possible Values Possible values are 0 and above.

Default Value

Required Must be specified

Description Specifies the width of data port B.

dataa\_clock - Data A clock

Type String

Default Value

Description

"NONE"

Required Specification is optional

Specifies the clock and clock enable for data port A register. Parameter specifies which index of the clock bus and clock enable bus controls this register. Specify 'none' to bypass register.

A single parameter specifies both clock and clock enable index as these control signals are

paired (e.g. to specify same clock but different enable, two separate clock and clock-enable indices are required, where the two clock indices are driven by the same clock signal).

datab\_clock - Data B clock

Type String

Default "NONE"

Required Specification is optional

Description Specifies the clock and clock enable for data port B register. Similar to dataa\_clock.

signa\_clock - Sign A clock

Type String

Default "NONE"

Required Specification is optional

Description Specifies the clock and clock enable for port A sign register.

signb\_clock - Sign B clock

Type String

Default "NONE"

Required Specification is optional

Description Specifies the clock and clock enable for port B sign register.

scanouta\_clock - Scanout A clock

Type String

Default "NONE"

Value

Required Specification is optional

Specifies the clock and clock enable for scanout port A register. Description

dataa\_clear - Data A clear

Type String

Default "NONE"

Value

Required Specification is optional

Specifies the clear for data port A register. Parameter specifies which index of asynchronous Description

clear bus controls this register. Specify 'none' to bypass register.

datab\_clear - Data B clear

Type String

Default "NONE" Value

Required Specification is optional

Description Specifies the clear for data port B register. Similar to dataa\_clear.

signa\_clear - Sign A clear

Type String

Default "NONE" Value

Required Specification is optional

Specifies the clear for port A sign register. Description

signb\_clear - Sign B clear

Type String

Default "NONE" Value

Required Specification is optional

Description Specifies the clear for port B sign register.

scanouta\_clear - Scanout A clear

Type String

Default "NONE" Value

Specification is optional Required

Description Specifies the clear for scanout port A register.

signa\_internally\_grounded - Sets Sign A to GND

Type String Default "FALSE"

Value Required Specification is optional Configures sign A port to ground. This is used only in 36\_BIT\_MULTIPLY, SHIFT, and DOUBLE Description modes to ensure proper operation. signb\_internally\_grounded - Sets sign B to GND Type String Default "FALSE" Value Specification is optional Required Configures sign A port to ground. This is used only in 36\_BIT\_MULTIPLY, SHIFT, and DOUBLE Description modes to ensure proper operation.

Note: all 'clock' and 'clear' parameters can have values of "none", 0, 1, 2, or 3.

# 2.1.4 Observable Ports:

OBSERVABLEDATAAREGOUT - Observable bus for data port A			
Size (bits)	18		
Description	Assigns a name to the observable bus for data port A. This observable bus is only created if the data bus input registers are used.		
OBSERVABLE	OBSERVABLEDATABREGOUT - Observable bus for data port B		
Size (bits)	18		
Description	Assigns a name to the observable bus for data port B. This observable bus is only created if the data bus input registers are used.		
OBSERVABLESIGNAREGOUT - Observable port for port A sign register			
Size (bits)	1		
Description	Assigns a name to the observable port for port A sign register. This observable port is only created if the corresponding port input register is used. <b>This feature has not been implemented yet</b> .		
OBSERVABLESIGNBREGOUT - Observable port for port B sign register			
Size (bits)	1		
Description	Assigns a name to the observable port for port B sign register. This observable port is only created if the corresponding port input register is used. <b>This feature has not been implemented yet</b> .		

# 3 Stratix III DSP Output




Figure 2: Stratix III DSP Output WYSIWYG

# 3.1 Stratix III DSP Output WYSIWYG Primitive

```
STRATIX III MAC OUT < InstanceName >
     // Input Ports
     .SIGNA( <Sign representation of A>),
     .SIGNB( < Sign representation of B>),
     .ZEROACC( < Zero accumulator port. > ),
     .ZEROCHAINOUT( < Zero chain out port> ),
     .ZEROLOOPBACK( < Zero loopback port > ),
     .ROTATE( < Rotate port > ),
     .SHIFTRIGHT( < Shift right port> ),
     .ROUND( < Round port > ),
     .ROUNDCHAINOUT( < Saturation for the chain out adder> ),
     .SATURATE( < Saturate port > ),
     .SATURATECHAINOUT( < SATURATECHAINOUTValue > ),
     .DATAA( < Data input A > ),
     .DATAB( < Data input B > ),
     .DATAC( < Data input C>),
     .DATAD( < Data input D > ),
     .CHAININ( < Adder chain input> ),
      .CLK( < Clock > ),
     .ACLR( < Asynchronous clear > ),
     .ENA( < Clock enable > ),
     // Output Ports
     .OVERFLOW( < Overflow output > ),
      . Saturate chain out overflow output> ),
     .DATAOUT( < Data output > ),
     .LOOPBACKOUT( < Loopback output > ),
     // Observable Ports
      .OBSERVABLEFIRSTADDEROREGOUT( < Observable bus for data after the top first-
     level-adder>).
      .OBSERVABLEFIRSTADDER1REGOUT( < Observable bus for data after the bottom first-
     level-adder>),
      .OBSERVABLESECONDADDERREGOUT( < Observable bus for data after the second-level-
     adder>),
      .OBSERVABLEZEROACCREGOUT( < Observable port for the zero accumulator register >
```

```
.observablezeroloopbackregout ( < Observable port for the zero loopback
register>),
.OBSERVABLEROTATEREGOUT( < Observable port for the rotate register> ),
.OBSERVABLESHIFTRIGHTREGOUT( < Observable port for the shift right register > ),
.OBSERVABLEZEROCHAINOUTOUTPUTREGOUT( < Observable port for the zero chain out
output register>),
.OBSERVABLEZEROLOOPBACKOUTPUTREGOUT( < Observable port for the zero loopback
output register>),
.OBSERVABLEROTATEOUTPUTREGOUT( < Observable port for the rotate output
register>),
.OBSERVABLESHIFTRIGHTOUTPUTREGOUT( < Observable port for the shift right output
register>),
.OBSERVABLEROUNDREGOUT( < Observable port for the round register > ),
.OBSERVABLEROUNDCHAINOUTREGOUT( < Observable port for the round register of the
chain out adder>),
.OBSERVABLESATURATEREGOUT( < Observable port for the saturate register > ),
.OBSERVABLESATURATECHAINOUTREGOUT( < Observable port for the saturate register
of the chain out adder>),
.OBSERVABLESIGNAREGOUT( < Observable port for the port A sign register > ),
.OBSERVABLESIGNBREGOUT( < Observable port for the port B sign register> ),
.OBSERVABLEZEROACCPIPELINEREGOUT( < Observable port for the zero accumulator
pipeline register>),
.OBSERVABLEZEROLOOPBACKPIPELINEREGOUT( < Observable port for the zero loopback
pipeline register>),
.OBSERVABLEROTATEPIPELINEREGOUT( < Observable port for the rotate pipeline
register>),
.OBSERVABLESHIFTRIGHTPIPELINEREGOUT( < Observable port for the shift right
pipeline register>),
.OBSERVABLEROUNDPIPELINEREGOUT( < Observable port for the round pipeline
register>),
.OBSERVABLEROUNDCHAINOUTPIPELINEREGOUT( < Observable port for the round
```

- pipeline register of the chain out adder>),
- .OBSERVABLESATURATEPIPELINEREGOUT( < Observable port for the saturate pipeline register>),
- .OBSERVABLESATURATECHAINOUTPIPELINEREGOUT( < Observable port for the saturate pipeline register of the chain out adder>),
- .OBSERVABLESIGNAPIPELINEREGOUT( < Observable port for the port A sign pipeline register>),
- .OBSERVABLESIGNBPIPELINEREGOUT( < Observable port for the port B sign pipeline register>),
- .OBSERVABLEROUNDCHAINOUTOUTPUTREGOUT( < Observable port for the round output register of the chain out adder>),

```
.observablesaturatechainoutoutputregout( < Observable port for the saturate
     output register of the chain out adder>),
     // Hidden Output Ports
     .DFTOUT( < DFT signal > )
);
// Parameters
defparam <InstanceName>.dataa width = <Data A width>;
defparam <InstanceName>.datab width = <Data B width>;
defparam <InstanceName>.datac width = <Data C width>;
defparam <InstanceName>.datad width = <Data D width>;
defparam <InstanceName>.chainin_width = <Adder chain input width>;
defparam <InstanceName>.first_adder0_clock = <Top pipeline register after the</pre>
first-level-adder clock>;
defparam <InstanceName>.first_adder1_clock = <Bottom pipeline register after the</pre>
first-level-adder clock>;
defparam < InstanceName > . second adder clock = < Output register after the second-
level-adder in chain-out modes clock>;
defparam <InstanceName>.output clock = <Output clock>;
defparam <InstanceName>.signa_clock = <Sign A clock>;
defparam <InstanceName>.signb clock = <Sign B clock>;
defparam <InstanceName>.round_clock = <Round clock>;
defparam < InstanceName > . roundchainout_clock = < Round clock of the chain out
adder>;
defparam <InstanceName>.saturate_clock = <Saturate clock>;
defparam < InstanceName > . saturate chain out clock = < Saturate clock of the chain out
adder>:
defparam <InstanceName>.zeroacc_clock = <Zero accumulator clock>;
defparam <InstanceName>.zeroloopback clock = <Zero loopback clock>;
defparam <InstanceName>.rotate_clock = <Rotate clock>;
defparam <InstanceName>.shiftright_clock = <Shift right clock>;
defparam <InstanceName>.roundchainout_output_clock = <Round output register</pre>
clock of the chain out adder>;
defparam < InstanceName > . saturatechainout_output_clock = < Saturate output
register clock of the chain out adder>;
defparam < InstanceName > . zerochainout output clock = < Zero chain out output
clock>;
defparam < InstanceName > . zeroloopback_output_clock = < Zero loopback output
clock>;
defparam <InstanceName>.rotate output clock = <Rotate output clock>;
defparam <InstanceName>.shiftright_output_clock = <Shift right output clock>;
defparam <InstanceName>.signa_pipeline_clock = <Sign A pipeline clock>;
```

```
defparam <InstanceName>.signb_pipeline_clock = <Sign B pipeline clock>;
defparam <InstanceName>.round pipeline clock = <Round pipeline clock>;
defparam <InstanceName>.roundchainout_pipeline_clock = <Round pipeline clock of</pre>
the chain out adder>;
defparam <InstanceName>.saturate_pipeline_clock = <Saturate pipeline clock>;
defparam < InstanceName > .saturatechainout_pipeline_clock = < Saturate pipeline
clock of the chain out adder>;
defparam < InstanceName > .zeroacc_pipeline_clock = < Zero accumulator pipeline
clock>;
defparam < InstanceName > . zeroloopback pipeline clock = < Zero loopback pipeline
clock>;
defparam <InstanceName>.rotate_pipeline_clock = <Rotate pipeline clock>;
defparam <InstanceName>.shiftright pipeline clock = <Shift right pipeline clock>;
defparam <InstanceName>.first_adder0_clear = <Top pipeline register after the</pre>
first-level-adder clear>;
defparam <InstanceName>.first_adder1_clear = <Bottom pipeline register after the</pre>
first-level-adder clear>;
defparam <InstanceName>.second_adder_clear = <Output register after the second-</pre>
level-adder in chain-out modes clear>;
defparam <InstanceName>.output clear = <Output clear>;
defparam <InstanceName>.signa clear = <Sign A clear>;
defparam <InstanceName>.signb_clear = <Sign B clear>;
defparam <InstanceName>.round clear = <Round clear>;
defparam < InstanceName > .roundchainout clear = < Round clear of the chain out
adder>;
defparam <InstanceName>.saturate_clear = <Saturate clear>;
defparam < InstanceName > . saturatechainout_clear = < Saturate clear of the chain out
adder>;
defparam <InstanceName>.zeroacc_clear = <Zero accumulator clear>;
defparam <InstanceName>.zeroloopback clear = <Zero loopback clear>;
defparam <InstanceName>.rotate_clear = <Rotate clear>;
defparam <InstanceName>.shiftright clear = <Shift right clear>;
defparam < InstanceName > . roundchainout output clear = < Round output register
clear of the chain out adder>;
defparam < InstanceName > . saturatechainout_output_clear = < Saturate output
register clear of the chain out adder>;
defparam < InstanceName > . zerochainout_output_clear = < Zero chain out output
clear>;
defparam < InstanceName > . zeroloopback_output_clear = < Zero loopback output
clear>;
defparam <InstanceName>.rotate_output_clear = <Rotate output clear>;
defparam <InstanceName>.shiftright_output_clear = <Shift right output clear>;
```

```
defparam < InstanceName > . signa pipeline clear = < Sign A pipeline clear >;
defparam <InstanceName>.signb pipeline clear = <Sign B pipeline clear>;
defparam <InstanceName>.round_pipeline_clear = <Round pipeline clear>;
defparam < InstanceName > . roundchainout_pipeline_clear = < Round pipeline clear of
the chain out adder>;
defparam <InstanceName>.saturate_pipeline_clear = <Saturate pipeline clear>;
defparam < InstanceName > . saturatechainout_pipeline_clear = < Saturate pipeline
clear of the chain out adder>;
defparam < InstanceName > . zeroacc pipeline clear = < Zero accumulator pipeline
clear>;
defparam < InstanceName > .zeroloopback_pipeline_clear = < Zero loopback pipeline
clear>;
defparam <InstanceName>.rotate pipeline clear = <Rotate pipeline clear>;
defparam <InstanceName>.shiftright_pipeline_clear = <Shift right pipeline clear>;
defparam <InstanceName>.first_adder0_mode = <Top first-level-adder mode>;
defparam <InstanceName>.first adder1 mode = <Bottom first-level-adder mode>;
defparam < InstanceName > .acc_adder_operation = < Second-level-adder in
accumulator mode operation>;
defparam <InstanceName>.round_mode = <Rounding mode>;
defparam < InstanceName > . round chain out mode = < Chain out rounding mode > ;
defparam <InstanceName>.round width = <Rounding width>;
defparam <InstanceName>.round_chain_out_width = <Chain out rounding width>;
defparam <InstanceName>.saturate mode = <Saturation mode>;
defparam < InstanceName > . saturate chain out mode = < Chain out saturation mode > ;
defparam <InstanceName>.saturate_width = <Chain out saturation width>;
defparam <InstanceName>.saturate_chain_out_width =
<saturate_chain_out_widthValue>;
defparam <InstanceName>.operation_mode = <Operation mode>;
```

#### 3.1.1 Input Ports:

```
SIGNA - Sign representation of A

Size (bits) 1

Float Level High

Programmable Invert Present

Default Value VCC

Specifies signed representation of multiplier data A input. Specifying a value of VCC means the data is signed and a value of GND means the data is unsigned. The signal can be registered by specifying signa_clock/clear parameters.

SIGNB - Sign representation of B
```

Size (bits) 1

Float Level High

Programmable

Description

Invert

Present

VCC Default Value

Specifies signed representation of multiplier data B input. Specifying a value of VCC

means the data is signed and a value of GND means the data is unsigned. The signal can

be registered by specifying signb\_clock/clear parameters.

**ZEROACC** - Zero accumulator port.

Size (bits)

Float Level High

Programmable

Default Value

Present

Invert

**GND** 

Clears the accumulator feedback path to zero. This is also equivalent to synchronously Description

loading the accumulator with the result of second-level-adder. This allows clearing the

accumulator and beginning a new accumulation in the same cycle.

ZEROCHAINOUT - Zero chain out port

Size (bits) 1

Float Level High

Programmable

Invert

Present

Default Value **GND** 

Clears the output of the chain-out adder. This is used to reset the output adder chain to Description

ZEROLOOPBACK - Zero loopback port

Size (bits) 1

Float Level High

Programmable

Invert

Present

Default Value **GND** 

Clears the loopback path from the first-level adder into the multiplier. Description

**ROTATE** - Rotate port

Size (bits)

Float Level High

Programmable

Invert

Present

Default Value **GND** 

Description Enable/disable rotation when in the 'shift' mode. When this signal is used, the shiftright signal should be GND. A value of GND means do not rotate, while a value of VCC means perform the rotation. Only 32-bit data inputs are supported, with an assumption that the input data is padded with 4 0s on the LSBs to make 36-bit inputs. In this mode, the result is always at the same position of the output (starting at bit 8).

#### SHIFTRIGHT - Shift right port

Size (bits)

High

1

Programmable

Float Level

Invert

Present

Default Value GND

Select between left shift and right shift when in the 'shift' operation mode. A value of GND means shift left, and a value of VCC means shift right. Only 32-bit data inputs are supported, with an assumption that the input data is padded with 4 0s on the LSBs to make 36-bit inputs. In this mode, the result is always at the same position of the output

(starting at bit 8).

#### **ROUND** - Round port

Size (bits)

Description

1

Float Level High

Programmable

Invert

Present

Default Value GND

Description Enable/disable rounding after the second-level adder. A value of VCC enables rounding,

while GND disables rounding.

#### ROUNDCHAINOUT - Rounding for the chain out adder

Size (bits)

Float Level High

Programmable

Invert

Present

Default Value GND

Description Enable/disable rounding after the chain out adder. A value of VCC enables rounding, while

GND disables rounding.

# **SATURATE** - Saturate port

Size (bits)

Float Level High

Programmable

Invert

Present

Default Value GND

Description Enable/disable saturation after the second-level adder. A value of VCC enables saturation,

while GND disables saturation.

#### SATURATECHAINOUT - Saturation for the chain out adder

Size (bits)

Float Level High Programmable Present Invert Default Value **GND** Enable/disable saturation after the chain out adder. A value of VCC enables saturation, Description while GND disables saturation. DATAA - Data input A Size (bits) 36 Float Level High Programmable None Invert Default Value OxFFFFFFFF Description Data input for port A. DATAB - Data input B Size (bits) 36 Float Level High Programmable None Invert OxFFFFFFFF Default Value Description Data input for port B. DATAC - Data input C Size (bits) 36 Float Level High Programmable None Invert Default Value OxFFFFFFFF Description Data input for port C. **DATAD** - Data input D Size (bits) 36 Float Level High Programmable None Invert Default Value OxFFFFFFFF Description Data input for port D. CHAININ - Adder chain input Size (bits) 44 Float Level High

Programmable	
Invert	None
Default Value	0x000000000
Description	Adder chain-in input for previous half-block. Used only in chain-out modes.
CLK - Clock	
Size (bits)	4
Float Level	High
Programmable Invert	Present
Default Value	OxO
Description	Clock bus for the MAC_OUT.
ACLR - Asynchrono	ous clear
Size (bits)	4
Float Level	High
Programmable Invert	Present
Default Value	0x0
Description	Asynchronous clear bus for the MAC_OUT.
ENA - Clock enable	
Size (bits)	4
Float Level	High
Programmable Invert	Present
Default Value	0xF
Description	Clock enable bus for the MAC_OUT.

# 3.1.2 Output Ports:

OVERFLOW - Overflow output		
Size (bits)	1	
Description	Saturation or accumulator overflow output of second-level-adder. In accumulator mode, output is accumulator overflow when 'saturate' is not asserted, and is saturation overflow when 'saturate' is asserted.	
SATURATECH	AINOUTOVERFLOW - Saturate chain out overflow output	
Size (bits)	1	
Description	Saturation overflow output of chain out saturation block.	
DATAOUT - Data output		

Size (bits) 72

Description Data output bus which contains the result of the MAC\_OUT function.

LOOPBACKOUT - Loopback output

Size (bits) 18

Internal loopback output from first-level adder's output to MAC\_MULT's Data B input port, Description

using dedicated routing. Used only in loopback mode.

#### 3.1.3 Parameters:

dataa_width - Data A width		
Туре	Integer	
Possible Values	Possible values are 0 and above.	
Default Value	1	
Required	Must be specified	
Description	Specifies the width of data port A.	
datab_width -	Data B width	
Туре	Integer	
Possible Values	Possible values are 0 and above.	
Default Value	1	
Required	Must be specified	
Description	Specifies the width of data port B.	
datac_width -	Data C width	
Туре	Integer	
Possible Values	Possible values are 0 and above.	
Default Value	1	
Required	Must be specified	
Description	Specifies the width of data port C.	
datad_width -	Data D width	
Туре	Integer	
Possible Values	Possible values are 0 and above.	
Default Value	1	
Required	Must be specified	

Description Specifies the width of data port D. chainin\_width - Adder chain input width Type Integer Possible Possible values are 0 and above. Values Default 1 Value Required Specification is optional Specifies the width of the adder chain input port. The adder chain input feeds the chain-out Description adder and is fed by the data output of the MAC\_OUT from the previous DSP half-block. Only be used in chain-out modes. first\_adder0\_clock - Top pipeline register after the first-level-adder clock String Type Default "NONE" Value Required Specification is optional Description Specifies the clock and clock enable of the top pipeline register after the first-level-adder. first\_adder1\_clock - Bottom pipeline register after the first-level-adder clock Type String Default "NONE" Value Required Specification is optional Specifies the clock and clock enable of the bottom pipeline register after the first-level-adder. Description second\_adder\_clock - Output register after the second-level-adder in chain-out modes clock Type String Default "NONE" Value Required Specification is optional Specifies the clock and clock enable of the output register after the second-level-adder in Description chain-out modes. Not used in non chain-out modes. output\_clock - Output clock Type String Default "NONE" Value Specification is optional Required Description Specifies the clock and clock enable for the output port register. signa\_clock - Sign A clock String Type

Default Value

"NONE"

Required

Specification is optional

Description Specifies the clock and clock enable for port A sign register.

signb\_clock - Sign B clock

Type

String

Default

Value

"NONE"

Required Specification is optional

Description Specifies the clock and clock enable for port B sign register.

round\_clock - Round clock

String Type

Default

"NONE" Value

Required Specification is optional

Description Specifies the clock and clock enable for the round port register.

roundchainout\_clock - Round clock of the chain out adder

Type String

Default

Value

Required Specification is optional

"NONE"

Specifies the clock and clock enable for the round port input register of the chain out adder. Description

saturate\_clock - Saturate clock

String Type

Default

Value

Required Specification is optional

"NONE"

Description Specifies the clock and clock enable for the saturate port input register.

saturatechainout\_clock - Saturate clock of the chain out adder

Type String

Default

Value

Specification is optional Required

"NONE"

Specifies the clock and clock enable for the saturate port input register of the chain out Description

adder.

zeroacc\_clock - Zero accumulator clock

String Type

Default

Value

Specification is optional Required

"NONE"

Description Specifies the clock and clock enable for the zero accumulator port input register.

zeroloopback\_clock - Zero loopback clock

String Type

Default

"NONE" Value

Specification is optional Required

Description Specifies the clock and clock enable for the zero loopback port input register.

rotate\_clock - Rotate clock

Type String

Default

"NONE" Value

Required Specification is optional

Description Specifies the clock and clock enable for the rotate port input register.

shiftright\_clock - Shift right clock

Type String

Default

"NONE" Value

Required Specification is optional

Specifies the clock and clock enable for the shift right port input register. Description

roundchainout\_output\_clock - Round output register clock of the chain out adder

String Type

Default

"NONE" Value

Required Specification is optional

"NONE"

Description Specifies the clock and clock enable for the round output register of the chain out adder.

saturatechainout\_output\_clock - Saturate output register clock of the chain out adder

Type String

Default

Required

Value

Specification is optional

Description Specifies the clock and clock enable for the saturate output register of the chain out adder.

zerochainout\_output\_clock - Zero chain out output clock

Type String

Default "NONE" Value

Required Specification is optional

Description Specifies the clock and clock enable for the zero chain out port output register.

#### zeroloopback\_output\_clock - Zero loopback output clock

Type

String

Default

"NONE"

Value Required

Specification is optional

Description Specifies the clock and clock enable for the zero loopback port output register.

#### rotate\_output\_clock - Rotate output clock

Type

String

Default Value

"NONE"

Required

Specification is optional

Description Specifies the clock and clock enable for the rotate port output register.

#### shiftright\_output\_clock - Shift right output clock

Type

String

Default Value

"NONE"

Required

Specification is optional

Description Specifies the clock and clock enable for the shift right port output register.

# signa\_pipeline\_clock - Sign A pipeline clock

Туре

String

Default Value

"NONE"

Required

Specification is optional

Description Specifies the clock and clock enable for port A sign pipeline register.

# signb\_pipeline\_clock - Sign B pipeline clock

Type

String

"NONE"

Default Value

Required

Specification is optional

Description

Specifies the clock and clock enable for port B sign pipeline register.

#### round\_pipeline\_clock - Round pipeline clock

Type

String

Default Value

"NONE"

Required Specification is optional

Description Specifies the clock and clock enable for the round port pipeline register.

roundchainout\_pipeline\_clock - Round pipeline clock of the chain out adder

Type String

Default Value

"NONE"

Required Specification is optional

Description Specifies the clock and clock enable for the round pipeline register of the chain out adder.

saturate\_pipeline\_clock - Saturate pipeline clock

Type String

Default "NONE"

Value

Required

Specification is optional

Description Specifies the clock and clock enable for the saturate port pipeline register.

saturatechainout\_pipeline\_clock - Saturate pipeline clock of the chain out adder

Type String

Default Value

"NONE"

Required Specification is optional

Description Specifies the clock and clock enable for the saturate pipeline register of the chain out adder.

zeroacc\_pipeline\_clock - Zero accumulator pipeline clock

Type String

Default Value

"NONE"

Required Specification is optional

Description Specifies the clock and clock enable for the zero accumulator port pipeline register.

zeroloopback\_pipeline\_clock - Zero loopback pipeline clock

Type String

Default Value

"NONE"

Required Specification is optional

Description Specifies the clock and clock enable for the zero loopback port pipeline register.

rotate\_pipeline\_clock - Rotate pipeline clock

Type String

Default Value

"NONE"

Required Specification is optional

Description Specifies the clock and clock enable for the rotate port pipeline register. shiftright\_pipeline\_clock - Shift right pipeline clock Type String Default "NONE" Value Specification is optional Required Description Specifies the clock and clock enable for the shift right port pipeline register. first\_adder0\_clear - Top pipeline register after the first-level-adder clear Type String Default "NONE" Value Required Specification is optional Description Specifies the clear of the top pipeline register after the first-level-adder. first\_adder1\_clear - Bottom pipeline register after the first-level-adder clear Type String Default "NONE" Value Required Specification is optional Description Specifies the clear of the bottom pipeline register after the first-level-adder. second\_adder\_clear - Output register after the second-level-adder in chain-out modes clear Type String Default "NONE" Value Required Specification is optional Specifies the clear of the output register after the second-level-adder in chain-out modes. Not Description used in non chain-out modes. output\_clear - Output clear Type String Default "NONE" Value Required Specification is optional Description Specifies the clear for the output port register. signa\_clear - Sign A clear Type String Default "NONE" Value Required Specification is optional

Description Specifies the clear for port A sign register. signb\_clear - Sign B clear Type String Default "NONE" Value Specification is optional Required Description Specifies the clear for port B sign register. round\_clear - Round clear Type String Default "NONE" Value Required Specification is optional Description Specifies the clear for the round port register. roundchainout\_clear - Round clear of the chain out adder Type String Default "NONE" Value Required Specification is optional Description Specifies the clear for the round port input register of the chain out adder. saturate\_clear - Saturate clear Type String Default "NONE" Value Required Specification is optional Specifies the clear for the saturate port input register. Description saturatechainout\_clear - Saturate clear of the chain out adder String Type Default "NONE" Value Required Specification is optional Description Specifies the clear for the saturate port input register of the chain out adder. zeroacc\_clear - Zero accumulator clear String Type Default "NONE" Value Specification is optional Required Description Specifies the clear for the zero accumulator port input register.

zeroloopback\_clear - Zero loopback clear String Type Default "NONE" Value Required Specification is optional Description Specifies the clear for the zero loopback port input register. rotate\_clear - Rotate clear Type String Default "NONE" Value Required Specification is optional Description Specifies the clear for the rotate port input register. shiftright\_clear - Shift right clear Type String Default "NONE" Value Required Specification is optional Description Specifies the clear for the shift right port input register. roundchainout\_output\_clear - Round output register clear of the chain out adder Type String Default "NONE" Value Required Specification is optional Description Specifies the clear for the round output register of the chain out adder. saturatechainout\_output\_clear - Saturate output register clear of the chain out adder Type String Default "NONE" Value Required Specification is optional Description Specifies the clear for the saturate output register of the chain out adder. zerochainout\_output\_clear - Zero chain out output clear

Type String

Default "NONE"

Required Specification is optional

Description Specifies the clear for the zero chain out port output register.

zeroloopback\_output\_clear - Zero loopback output clear

String Type

Default

"NONE" Value

Required Specification is optional

Description Specifies the clear for the zero loopback port output register.

#### rotate\_output\_clear - Rotate output clear

Type String

Default

"NONE" Value

Required Specification is optional

Specifies the clear for the rotate port output register. Description

#### shiftright\_output\_clear - Shift right output clear

Type String

Default

"NONE" Value

Required Specification is optional

Description Specifies the clear for the shift right port output register.

#### signa\_pipeline\_clear - Sign A pipeline clear

"NONE"

Type String

Default

Required

Value

Specification is optional

Description Specifies the clear for port A sign pipeline register.

#### signb\_pipeline\_clear - Sign B pipeline clear

String Type

Default

Value

"NONE"

Required Specification is optional

Specifies the clear for port B sign pipeline register. Description

#### round\_pipeline\_clear - Round pipeline clear

"NONE"

String Type

Default

Required

Value

Specification is optional

Description Specifies the clear for the round port pipeline register.

#### roundchainout\_pipeline\_clear - Round pipeline clear of the chain out adder

Туре String Default

Value

"NONE"

Required

Specification is optional

Description Specifies the clear for the round pipeline register of the chain out adder.

## saturate\_pipeline\_clear - Saturate pipeline clear

Type String

Default

Value

"NONE"

Required Specification is optional

Description Specifies the clear for the saturate port pipeline register.

# saturatechainout\_pipeline\_clear - Saturate pipeline clear of the chain out adder

Type String

Default

Value

"NONE"

Required Specification is optional

Description Specifies the clear for the saturate pipeline register of the chain out adder.

#### zeroacc\_pipeline\_clear - Zero accumulator pipeline clear

Type String

Default

Value

"NONE"

Required Specification is optional

"NONE"

Description Specifies the clear for the zero accumulator port pipeline register.

# zeroloopback\_pipeline\_clear - Zero loopback pipeline clear

Type String

Default

Required

Value

Specification is optional

Description Specifies the clear for the zero loopback port pipeline register.

# rotate\_pipeline\_clear - Rotate pipeline clear

Type String

Default

Value

"NONE"

Required Specification is optional

Description Specifies the clear for the rotate port pipeline register.

# shiftright\_pipeline\_clear - Shift right pipeline clear

Type String

Default "NONE"

Value

Required Specification is optional

Description Specifies the clear for the shift right port pipeline register.

first\_adder0\_mode - Top first-level-adder mode

String Type

Possible Possible values are: "Add", "Subtract". Values An alias for "Subtract" is "Sub".

Default "Add"

Value

Required Specification is optional

Specifies whether the top first-level-adder does addition or subtraction. Description

first\_adder1\_mode - Bottom first-level-adder mode

Type String

Possible Possible values are: "Add", "Subtract". Values An alias for "Subtract" is "Sub".

Default

"Add" Value

Specification is optional Required

Description Specifies whether the bottom first-level-adder does addition or subtraction.

acc\_adder\_operation - Second-level-adder in accumulator mode operation

Type String

Possible values are: "Add", "Subtract". Possible An alias for "Subtract" is "Sub". Values

Default "Add"

Value

Required Specification is optional

Specifies whether the second-level-adder does addition or subtraction in accumulator mode. Description

round\_mode - Rounding mode

Type String

Possible

Possible values are: "Nearest\_Integer", "Nearest\_Even". Values

Default "Nearest\_Integer" Value

Required Specification is optional

Selects whether the rounding mode is nearest integer (i.e. biased) or nearest even (i.e. Description

unbiased).

round\_chain\_out\_mode - Chain out rounding mode

String Type

Possible Possible values are: "Nearest\_Integer", "Nearest\_Even". Values

Default Value

"Nearest\_Integer"

Required Specification is optional

Selects whether the rounding mode of the chain out adder is nearest integer (i.e. biased) or Description

nearest even (i.e. unbiased). The chain-out and second-level rounding and saturation blocks

must be configured the same.

round\_width - Rounding width

Integer Type

Possible Values

Possible values are 0 and above.

Default Value

15

Required Specification is optional

Description Specifies the width of fractional data to round to.

round\_chain\_out\_width - Chain out rounding width

Type Integer

Possible Values

Possible values are 0 and above.

Default

Value

Required Specification is optional

15

Specifies the width of fractional data of the chain out adder to round to. The chain-out and Description

second-level rounding and saturation blocks must be configured the same.

saturate\_mode - Saturation mode

String Type

Possible Values

Possible values are: "Asymmetric", "Symmetric".

Default

Value

"Asymmetric"

Required Specification is optional

Selects whether the saturation mode is asymmetric or symmetric. Description

saturate\_chain\_out\_mode - Chain out saturation mode

String Type

Possible Values

Possible values are: "Asymmetric", "Symmetric".

Default

Value

"Asymmetric"

Required Specification is optional

De	escription	Selects whether the saturation mode of the chain out adder is asymmetric or symmetric. The chain-out and second-level rounding and saturation blocks must be configured the same.	
satur	saturate_width - Saturation width		
Туј	rpe	Integer	
	ssible Ilues	Possible values are 0 and above.	
	efault nlue	1	
Re	equired	Specification is optional	
De	escription	Specifies the width of fractional data to saturate to.	
satur	rate_chain	_out_width - Chain out saturation width	
Туј	rpe	Integer	
	ssible nlues	Possible values are 0 and above.	
	efault nlue	1	
Re	equired	Specification is optional	
De	escription	Specifies the width of fractional data of the chain out adder to saturate to. The chain-out and second-level rounding and saturation blocks must be configured the same.	
opera	ation_mod	le - Operation mode	
Туј	rpe	String	
	essible nlues	Possible values are: "Output_only", "One_level_adder", "Loopback", "Accumulator", "Two_level_adder", "Accumulator_chain_out", "Two_level_adder_chain_out", "36_bit_multiply", "Shift", "Double".	
	efault nlue	"Output_only"	
Re	equired	Must be specified	
De	escription	Selects the operation mode of the MAC_OUT atom. Based on the operation mode, different ports and parameters can be used.	

Note: all 'clock' and 'clear' parameters can have values of "none", 0, 1, 2, or 3.

# 3.1.4 Observable Ports:

OBSERVABLEFIRSTADDEROREGOUT - Observable bus for data after the top first-level-adder		
Size (bits)	37	
Description	Assigns a name to the observable bus for data after the top first-level-adder. This observable bus is only created if the corresponding data pipeline registers are used. <b>This feature has not been implemented yet.</b>	
OBSERVABLEFIRSTADDER1REGOUT - Observable bus for data after the bottom first-level-adder		
Size (bits)	37	

Assigns a name to the observable bus for data after the bottom first-level-adder. This observable bus is only created if the corresponding data pipeline registers are used. **This feature has not been implemented yet.** 

OBSERVABLESECONDADDERREGOUT - Observable bus for data after the second-level-adder

Size (bits) 44

Assigns a name to the observable bus for data after the second-level-adder. This observable bus is only created if the corresponding data second-stage pipeline registers are used. **This feature has not been implemented yet.** 

OBSERVABLEZEROACCREGOUT - Observable port for the zero accumulator register

Size (bits) 1

Assigns a name to the observable port for the zero accumulator register. This observable port Description is only created if the corresponding port input register is used. **This feature has not been implemented yet.** 

OBSERVABLEZEROLOOPBACKREGOUT - Observable port for the zero loopback register

Size (bits) 1

Assigns a name to the observable port for the zero loopback register. This observable port is only created if the corresponding port input register is used. **This feature has not been implemented yet.** 

**OBSERVABLEROTATEREGOUT** - Observable port for the rotate register

Size (bits) 1

Assigns a name to the observable port for the rotate register. This observable port is only created if the corresponding port input register is used. **This feature has not been implemented yet.** 

OBSERVABLESHIFTRIGHTREGOUT - Observable port for the shift right register

Size (bits) 1

Assigns a name to the observable port for the shift right register. This observable port is only created if the corresponding port input register is used. **This feature has not been implemented yet.** 

 $\textbf{OBSERVABLEZEROCHAINOUTOUTPUTREGOUT} \ - \ \textbf{Observable} \ port \ for \ the \ zero \ chain \ out \ output \ register$ 

Size (bits) 1

Assigns a name to the observable port for the zero chain out output register. This observable port is only created if the corresponding port output register is used. **This feature has not been implemented yet.** 

OBSERVABLEZEROLOOPBACKOUTPUTREGOUT - Observable port for the zero loopback output register

Size (bits) 1

Assigns a name to the observable port for the zero loopback output register. This observable port is only created if the corresponding port output register is used. **This feature has not been implemented yet.** 

**OBSERVABLEROTATEOUTPUTREGOUT** - Observable port for the rotate output register

Size (bits) 1

Assigns a name to the observable port for the rotate output register. This observable port is only created if the corresponding port output register is used. **This feature has not been implemented yet.** 

OBSERVABLESHIFTRIGHTOUTPUTREGOUT - Observable port for the shift right output register

Size (bits)

Assigns a name to the observable port for the shift right output register. This observable port Description is only created if the corresponding port output register is used. This feature has not been implemented yet.

#### **OBSERVABLEROUNDREGOUT** - Observable port for the round register

Size (bits)

Assigns a name to the observable port for the round register. This observable port is only Description created if the corresponding port input register is used. This feature has not been implemented yet.

#### OBSERVABLEROUNDCHAINOUTREGOUT - Observable port for the round register of the chain out adder

Size (bits)

Assigns a name to the observable port for the round register of the chain out adder. This Description observable port is only created if the corresponding port input register is used. This feature has not been implemented yet.

#### **OBSERVABLESATURATEREGOUT** - Observable port for the saturate register

Size (bits)

Assigns a name to the observable port for the saturate register. This observable port is only Description created if the corresponding port input register is used. This feature has not been implemented yet.

#### OBSERVABLESATURATECHAINOUTREGOUT - Observable port for the saturate register of the chain out adder

Size (bits)

Assigns a name to the observable port for the saturate register of the chain out adder. This Description observable port is only created if the corresponding port input register is used. This feature has not been implemented yet.

#### OBSERVABLESI GNAREGOUT - Observable port for the port A sign register

Size (bits)

Assigns a name to the observable port for the port A sign register. This observable port is only Description created if the corresponding port input register is used. This feature has not been implemented yet.

## OBSERVABLESIGNBREGOUT - Observable port for the port B sign register

Size (bits)

Assigns a name to the observable port for the port B sign register. This observable port is only Description created if the corresponding port input register is used. This feature has not been implemented yet.

# OBSERVABLEZEROACCPIPELINEREGOUT - Observable port for the zero accumulator pipeline register

Size (bits)

Assigns a name to the observable port for the zero accumulator pipeline register. This Description observable port is only created if the corresponding port pipeline register is used. This feature has not been implemented vet.

OBSERVABLEZEROLOOPBACKPI PELI NEREGOUT - Observable port for the zero loopback pipeline register

Size (bits)

Description

Assigns a name to the observable port for the zero loopback pipeline register. This observable port is only created if the corresponding port pipeline register is used. This feature has not been implemented yet.

#### OBSERVABLEROTATEPIPELINEREGOUT - Observable port for the rotate pipeline register

Size (bits)

Assigns a name to the observable port for the rotate pipeline register. This observable port is Description only created if the corresponding port pipeline register is used. This feature has not been implemented yet.

#### OBSERVABLESHIFTRIGHTPIPELINEREGOUT - Observable port for the shift right pipeline register

Size (bits)

Description

Assigns a name to the observable port for the shift right pipeline register. This observable port is only created if the corresponding port pipeline register is used. This feature has not been implemented vet.

#### OBSERVABLEROUNDPIPELINEREGOUT - Observable port for the round pipeline register

Size (bits)

Assigns a name to the observable port for the round pipeline register. This observable port is Description only created if the corresponding port pipeline register is used. This feature has not been implemented yet.

#### OBSERVABLEROUNDCHAINOUTPIPELINEREGOUT - Observable port for the round pipeline register of the chain out adder

Size (bits)

Assigns a name to the observable port for the round pipeline register of the chain out adder. Description This observable port is only created if the corresponding port pipeline register is used. This feature has not been implemented yet.

#### **OBSERVABLESATURATEPIPELINEREGOUT** - Observable port for the saturate pipeline register

Size (bits)

Assigns a name to the observable port for the saturate pipeline register. This observable port is Description only created if the corresponding port pipeline register is used. This feature has not been implemented yet.

#### OBSERVABLESATURATECHAINOUTPIPELINEREGOUT - Observable port for the saturate pipeline register of the chain out adder

Size (bits)

Assigns a name to the observable port for the saturate pipeline register of the chain out adder. Description This observable port is only created if the corresponding port pipeline register is used. This feature has not been implemented yet.

#### OBSERVABLESIGNAPIPELINEREGOUT - Observable port for the port A sign pipeline register

Size (bits)

Assigns a name to the observable port for the port A sign pipeline register. This observable port is only created if the corresponding port pipeline register is used. This feature has not been implemented yet.

#### OBSERVABLESIGNBPIPELINEREGOUT - Observable port for the port B sign pipeline register

Size (bits)

Assigns a name to the observable port for the port B sign pipeline register. This observable port is only created if the corresponding port pipeline register is used. **This feature has not** 

been implemented yet.

**OBSERVABLEROUNDCHAI NOUTOUTPUTREGOUT** - Observable port for the round output register of the chain out adder

Size (bits) 1

Assigns a name to the observable port for the round output register of the chain out adder.

Description This observable port is only created if the corresponding port output register is used. This

feature has not been implemented yet.

**OBSERVABLESATURATECHAI NOUTOUTPUTREGOUT** - Observable port for the saturate output register of the chain out adder

Size (bits) 1

Assigns a name to the observable port for the saturate output register of the chain out adder.

Description This observable port is only created if the corresponding port output register is used. This

feature has not been implemented yet.

### 3.1.5 <u>Hidden Output ports:</u>

**DFTOUT** - DFT signal

Size (bits)

Description For testing purposes only.

1

Table 1: Output Widths for MAC Output Cell

Operation Mode	Max Output Width for dataout port
Output Only	width_a
One Level Adder	width_a (note: not width_a +1)
Loopback	width_a (note: not width_a +1)
Accumulator	width_a + 8
Accumulator + Chainout	$width_a + 8$
Two Level Adder	width_a + 2
Two Level Adder + Chainout	width_a + 8
36_Bit_Multiply	width_a + width_b
Shift	width_a + width_b
Double	width_a + 19 (note: due to one 18-bit shift)

## 4 Modes of Operation

This section describes each of the possible modes of operation for a MAC slice.

### 4.1 Multiplier Only Mode




Figure 3: Multiplier Only Mode

# 4.2 Multiply-One-Level-Adder Mode




Figure 4: Multiply-One-Level-Adder Mode

### 4.3 Multiply-Loopback Mode




Figure 5: Multiplier Loopback Mode

# 4.4 Multiply-Accumulator Mode





Figure 6: Multiply-Accumulator Mode

# 4.5 Multiply-Accumulator Chainout Mode



Round must be connected to GND to avoid corrupting the data going into the chain out adder.

Round\_chain\_out must be connected to GND for the same reason, unless it's the last MAC\_OUT in the adder chain.

Saturation must be toggled on in each stage to ensure that the proper overflows are detected.

Asymmetric saturation or full-width symmetric saturation must be used to avoid corrupting the data to be passed on.

The second adder register and the output register should be registered the same to sync the data coming out of the second adder with the rounding/saturation signals.

Figure 7: Multiply Accumulator Chainout Mode

Note:

## 4.6 Multiply-Two-Level-Adder Mode





Figure 8: Multiply-Two-Level-Adder Mode

## 4.7 Multiply Two-Level-Adder Chainout Mode



Round must be connected to GND to avoid corrupting the data going into the chain out adder.

Round\_chain\_out must be connected to GND for the same reason, unless it's the last MAC\_OUT in the adder chain.

Saturation must be toggled on in each stage to ensure that the proper overflows are detected.


Asymmetric saturation or full-width symmetric saturation must be used to avoid corrupting the data to be passed on.

The second adder register and the output register should be registered the same to sync the data coming out of the second adder with the rounding/saturation signals.

Figure 9: Multiply Two-Level-Adder Chainout Mode

Note:

# 4.8 36-bit Multiplier Mode signa signb A[35:18] Notes: (1) signa/b can be registered in MAC\_MULT as well (2) A[] and B[] operands can be swapped if the signa/b\_internally\_grounded flag is also swapped on MULTB and MULTC



first-adder /

Figure 10: 36-bit Multiplier Mode

### 4.9 **Shift Mode** signa signb signa\_internally\_grounded = false signb\_internally\_grounded = false A[35:18] Notes: (1) signa/b can be registered in MAC\_MULT as well (2) A[] and B[] operands can be swapped if the signa/b\_internally\_grounded flag is also swapped B[35:18] on MULTB and MULTC first-adder / signa\_internally\_grounded = true A[17:0] pipeline output signb\_internally\_grounded = false register register Partial Product First B[35:18] Stage Add / Shift В (Unit 0) Partial Product Rotate / dataout[] Shift Second Stage Sum signa\_internally\_grounded = false A[35:18] signb\_internally\_grounded = true C Partial Product First Stage Add / B[17:0] Shift D (Unit 1) $signa\_internally\_grounded = \overline{true}$ A[17:0] signb\_internally\_grounded = true B[17:0] signa shift signb rotate

Figure 11: Shift Mode

### 4.10 Double Mode (Partial 54x54 Multiplier)




Figure 12: Double Mode

### 4.11 Double Mode (Complex 36x18 Multiplier - Real Part)




Figure 13: Double Mode for Complex 36x18 Multiplier (Real Part)

### 4.12 Double Mode (Complex 36x18 Multiplier - Imaginary Part)




Figure 14: Double Mode for Complex 36x18 Multiplier (Imaginary Part)

### 4.13 Double Mode (Sum of 2 36x18 Multipliers)




Figure 15: Double Mode for Sum of 2 36x18 Multipliers