PLacer Delay Model (PLDM) Specifications

Version 0.2 May 27, 2005

By Altera Corporation

Table of Contents:

1.	OVERVIEW	
2.	HOW TO USE PLDM	2
2.1	Memory Usage	2
	Load Time	
2.3	Access Time	3
2.4	Device Dimension Information	3
2.5	Routing Delay Information	3

1. Overview


This document describes the interface that PLDM provides for 3rd party EDA vendors and academics to estimate inter-block routing delays on Altera® devices. More information can be obtained by looking at pldm_delay_estimate.[ch] found in the <DIR> directory.

PLDM enables 3rd party synthesis tools to access the Quartus[®] II development tool's exact placer delay model used inside the fitter. EDA tools can use the delay data when resynthesizing and optimizing the design to meet user constraints in the final place and routed design.

2. How to use PLDM

PLDM consists of two main parts, the source/reader files (<DIR>/pldm_delay_estimate.c|h) and the ASCII data files (<DIR>/family_name.ref).

This is a typical flow when using PLDM:



Note, Altera chip information must first be loaded from a file before get_point_to_point_delay() can be called. For example device EP1S10B672C7 would be loaded by calling alloc_and_load_device_info("stratix.ref", "EP1S10", "7"). Also note that the data file is package independent, but still depends on the speed grade.

2.1 Memory Usage

Memory usage is approximately 80K for an EP1S10 and 500K for an EP1S80.

2.2 Load Time

Load time for alloc_and_load_device_info() ranges from approximately 10ms for a EP1S10 and 60ms for a EP1S80.

2.3 Access Time

Access time for get_point_to_point_delay() is approximately 0ms for both a EP1S10 and a EP1S80.

2.4 Device Dimension Information

The dimensions returned are a strict upper bound on the coordinate system. The x-dimension ranges from [0, x - 1] and the y-dimension ranges from [0, y - 1], where 'x' and 'y' are the horizontal and vertical dimensions of the chip respectively. The origin of the coordinate system is the bottom left corner of the chip. These coordinates are the same as the ones used in the Quartus floorplan. For a more detailed description of the coordinate system please see the document "Altera XML Architecture Description File Detailed Design" found in the <DIR> directory.

2.5 Routing Delay Information

An estimate of the routing delay between two points <src_x, src_y> and <dst_x, dst_y> in pico seconds can be obtained from the get_point_to_point_delay function. It returns an optimistic best-case estimate for block-to-block delays. It takes into account the following:

- 1) Local lines used between LEs in the same LAB (ie. src_x==dst_x and src_y==dst_y), but not quick feedback or lut cascade
- 2) Output buffer delays at the source and input lab line delays at the destination, but not delays inside the blocks
- 3) Nearest neighbour connections between adjacent LABs

Delays given are estimates of the best-case route. The following are reasons why they may be inaccurate:

- 1) It ignores non-linear effects, which final timing signoff does properly
- Congestion may force the router to use a slower route for the signal. There is no way of knowing which lines/wires the router will take to make a successful fit, especially in times of congestion
- 3) It uses LAB output buffer delays for all blocks except I/Os. This will be slightly incorrect for MACs and RAMs.
- 4) Assumes regular routing, which is wrong for global signals such as clock nets

Returns delay if successful and PLDM_DELAY_ERROR if any of the following should occur:

1) Device coordinates do not belong to chip (ie. negative or greater than dimensions)

It is also the caller's responsibility to ensure that the points in question are valid (ie. not an empty corner of the chip, not inside an MRAM or DSP, etc.)

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.