Cyclone III RAM WYSIWYG User Guide

Version 1.0 March 9, 2009

by Altera Corporation

Table of Contents:

1.	OVERVIEW	3
1.1	Cyclone III RAM block	3
2.	RAM OPERATION MODES	3
3.	RAM PRIMITIVE	4


1. Overview

This document describes the WYSIWYG primitive for the Cyclone III memory block. The Cyclone III memory block is identical to the Stratix III M9K memory block in terms of feature sets.

Please see the document stratixiii_ram_wys_eda.pdf for the WYSIWYG description details.

1.1 Cyclone III RAM block

The following picture shows the abstract functional I/O interface for the Cyclone III memory block. The ports in blue color are new in Cyclone III compared to Cyclone II.



* In Cyclone II, port B read enable is shared with port B write-enable

2. RAM Operation Modes

The Cyclone III memory block is identical to the Stratix III M9K memory block. Please see the document stratixiii_ram_wys.doc for supported operation modes.

3. RAM Primitive

The Cyclone III RAM WYSIWYG primitive is mostly identical to the Stratix III RAM WYSIWYG primitive with the exception of the features that are only supported by the M144K memory block. Therefore, the ram_block_type parameter can only be set to { M9K, M8K, AUTO }. Please see stratixiii_ram_wys.doc for a detailed description. The following shows the WYSIWYG format.

```
cycloneiii ram block <block name>
      // Port A inputs
      .portadatain(<port A write data source bus>),
      .portaaddr(<port A addresses bus>),
      .portawe(<port A write-enable source>),
      .portare(<port A read-enable source>),
      .portabyteenamasks(<port A byte-enable mask source bus>),
      .portaaddrstall(<port A address stall source>),
      // Port B inputs
      .portbdatain(<port B write data source bus>),
      .portbaddr(<port B addresses bus>),
      .portbwe(<port B write-enable source>),
      .portbre(<port B read-enable source>),
      .portbbyteenamasks(<port B byte-enable mask source bus>),
      .portbaddrstall(<port B address stall source>),
      // Control signals
      .clk0(<clock source 0>),
      .clk1(<clock source 1>),
      .ena0(<clock enable for clock 0>),
      .ena1(<clock enable for clock 1>),
      .ena2(<additional clock enable for clock 0>),
      .ena3(<additional clock enable for clock 1>),
      .clr0(<clear source 0>),
      .clr1(<clear source 1>),
      // Port A outputs
      .portadataout(<port A read data output bus>),
      // Port B outputs
      .portbdataout(<port B read data output bus>),
);
defparam <block_name>.operation_mode = <operation mode>;
defparam <block_name>.mixed_port_feed_through_mode = <mixed port</pre>
      feed through mode>;
defparam <block_name>.ram_block_type = <ram block type>;
defparam <block_name>.logical_ram_name = <logical RAM's name>;
defparam <block_name>.init_file = <name of the initialization</pre>
      file>;
defparam <block_name>.init_file_layout = <layout of the
      initialization file>;
defparam <block_name>.data_interleave_width_in_bits = <data</pre>
```

interleave width in bits>;

```
defparam <block_name>.data_interleave_offset_in_bits = <data</pre>
      interleave offset in bits>;
defparam <block_name>.port_a_logical_ram_depth = <port A depth of</pre>
      the logical RAM >;
defparam <block_name>.port_a_logical_ram_width = <port A width of</pre>
      the logical RAM >;
defparam <block_name>.port_a_data_out_clock = <port A data out</pre>
      clock>;
defparam <block_name>.port_a_data_out_clear = <port A data out</pre>
      clear>;
defparam <block_name>.port_a_address_clear = <port A address</pre>
      clear>;
defparam <block_name>.port_a_first_address = <port A starting</pre>
      address for this block>;
defparam <block_name>.port_a_last_address = <port A ending</pre>
      address for this block>;
defparam <block_name>.port_a_first_bit_number = <port A first</pre>
      logical bit position of this block>;
defparam <block_name>.port_a_data_width = <width of the port A</pre>
      data bus of this block>;
defparam <block_name>.port_a_address_width = <width of the port A</pre>
      address bus of this block>;
defparam <block_name>.port_a_byte_enable_mask_width = <width of</pre>
      the port A byte-enable mask bus of this block>;
defparam <block_name>.port_a_byte_size = <port A byte size>;
defparam <block_name>.port_a_read_during_write_mode = <port A</pre>
      read-during-write mode>;
defparam <block_name>.port_b_logical_ram_depth = <port B depth of</pre>
      the logical RAM >;
defparam <block_name>.port_b_logical_ram_width = <port B width of</pre>
      the logical RAM >;
defparam <block_name>.port_b_data_in_clock = <port B data in</pre>
      clock>;
defparam <block_name>.port_b_address_clock = <port B address</pre>
      clock>;
defparam <block_name>.port_b_address_clear = <port B address</pre>
      clear>;
defparam <block_name>.port_b_write_enable_clock = <port B write-</pre>
      enable clock>;
defparam <block_name>.port_b_read_enable_clock = <port B read-</pre>
      enable clock>;
defparam <block_name>.port_b_byte_enable_clock = <port B byte-</pre>
      enable clock>;
defparam <block_name>.port_b_data_out_clock = <port B data out</pre>
      clock>;
defparam <block_name>.port_b_data_out_clear = <port B data out</pre>
defparam <block_name>.port_b_first_address = <port B starting</pre>
      address for this block>;
defparam <block_name>.port_b_last_address = <port B ending</pre>
```

address for this block>;

```
defparam <block_name>.port_b_first_bit_number = <port B first</pre>
      logical bit position of this block>;
defparam <block_name>.port_b_data_width = <width of the port B</pre>
      data bus of this block>;
defparam <block_name>.port_b_address_width = <width of the port B</pre>
      address bus of this block>;
defparam <block_name>.port_b_byte_enable_mask_width = <width of</pre>
      the port B byte-enable mask bus of this block>;
defparam <block_name>.port_b_byte_size = <port B byte size>;
defparam <block_name>.port_b_read_during_write_mode = <port B</pre>
      read-during-write mode>;
defparam <block_name>.clk0_input_clock_enable = <clock-enable</pre>
      source for clk0 when it feeds input registers>;
defparam <block_name>.clk0_core_clock_enable = <clock-enable</pre>
      source for clk0 when it feeds memory core>;
defparam <block_name>.clk0_output_clock_enable = <clock-enable</pre>
      source for clk0 when it feeds output registers>;
defparam <block_name>.clk1_input_clock_enable = <clock-enable</pre>
      source for clk1 when it feeds input registers>;
defparam <block_name>.clk1_core_clock_enable = <clock-enable</pre>
      source for clk1 when it feeds memory core>;
defparam <block_name>.clk1_output_clock_enable = <clock-enable</pre>
      source for clk1 when it feeds output registers>;
```