# VQM Extractor and Language Functional Description

Version 2.0 June 2, 2005

by Altera Software

# Table of Contents:

1.	OVERVIEW	3
2.	INPUT FILE DESCRIPTIONS	3
	Grammar	
	Tokens	
	Quartus-specific issues	
2.4	Generating a VQM from Quartus II	5
2.5	Reading a VQM into Quartus II	5
3.	FUTURE DIRECTION	6
APPE	APPENDIX A: EXAMPLE VQM FILE	

#### 1. Overview

VQM, or "Verilog Quartus Module" is a restricted form of the Verilog language standard. Its purpose is to allow for fast parsing of technology-mapped (a.k.a. atom-level or WYSIWYG) netlists into the Quartus software. VQM netlists are produced either by external or 3<sup>rd</sup> party synthesis tools for input to Quartus, or by Quartus itself to store a mapped file for later re-use in place and route. VQM output from Quartus is usable by 3<sup>rd</sup> parties or other external tools.

The parser for VQM files and for general Verilog files is not the same code. This allows VQM files to be processed quickly. In general, however, the input is assumed to be program generated, and both syntactic and semantic error reporting is minimal. A human user should generally write their design in behavioural Verilog, VHDL, AHDL or schematic.

This document describes the VQM file format and its use.

# 2. Input File Descriptions

#### 2.1 Grammar

The VQM extractor can read a subset of the Verilog design language. The formal grammar for VQM is given in standard Backus-Naur Form (BNF)<sup>1</sup>.

```
Design
            ::=
                    Module*
                    Header Decl* Stmt* Footer
Module
             ::=
Header
                   module regular_id ( [IdentList] );
            ::=
Decl
            ::=
                   PinType IdentList ;
                    PinType \[intConstant:intConstant\] IdentList;
                    endmodule
Footer
           ::=
                    AssignStmt | TriStmt | WysiwygStmt | ComponentStmt | DefparamStmt
Stmt
            ::=
AssignStmt
             ::=
                    assign Ident = RValue ;
RValue
                    Ident | ~ Ident | bitConstant | Concat | nonNegConstant
             ::=
Concat
            ::=
                    { IdentList }
TriStmt
                    assign Ident = Ident ? Ident : zConstant;
             ∷=
                    wysiwyg_id Ident ( ConnectionList );
WysiwygStmt
             ::=
                    regular id Ident ( ConnectionList ) ;
ComponentStmt ::=
                    defparam Ident.regular id = pValue;
DefparamStmt ::=
pValue
                    stringConstant | intConstant
             ::=
ConnectionList ::=
                    Connection [, ConnectionList]
Connection
            ::=
                    .regular_id(Ident) | .escaped_id(Ident) |
                    .regular_id(Concat) | .escaped_id(Concat)
IdentList
            ::=
                    Ident [, IdentList ]
                    regular_id [ \[ intConstant \] ] | escaped_id
Ident
             ::=
                    input | output | inout | wire
PinType
            ::=
```

<sup>&</sup>lt;sup>1</sup> For further information on BNF look on google, or any compiler or programming languages textbook.

Note that many of the grammatical features in VQMX are supported only for specific reasons. For example, the TriStmt is only intended for use in implementing a tristate buffer, and thus does not have the full flexibility that one would expect in Verilog or any other programming language.

Synplicity, who is the primary provider of VQMs to Quartus generally writes their VQM at the bit-level, so we would recommend that any other VQM writers conform to this strategy.

#### 2.2 Tokens

#### Reserved Keywords in VQM

The following are reserved words in Verilog that are also honored in VQM:

```
module, endmodule, assign, input, output, inout, defparam
```

The remaining reserved words in Verilog, though not used in the VQM grammar, are treated as reserved words in VQM to maintain VQM as a legal subset of Verilog. For a list of these reserved words consult the Verilog language reference (LRM) or Quartus II online help.

#### Reserved Punctuations in VQM

```
, . ( ) [ ] { } = ~ ! ? ; :
```

#### Other lexical symbols

```
wysiwyg_id: altera-specific wysiwig identifier name
        (e.g. stratix_io, stratix_lcell)
regular id: alpha-numeric identifier
        [a-zA-Z ][a-zA-Z 0-9$]*
escaped_id: any text enclosed by an escaped character and a space.
        Note that the character set {':', '|', '*', '~', '[', ']'} is reserved for internal processing of
        Quartus and hence should be omitted from the identifier.
        [^:|^*\sim[]]+white\_space
intConstant : any integer number
        [-]?[1-9][0-9]*|0+
bitConstant: representing bit value of 0 or 1
        1'b0 or 1'b1
nonNegConstant: any non-negative integer number
        [1-9][0-9]*
zConstant: representing impedance
stringConstant: any text enclosed by quotation marks
        "[.]*"
```

## 2.3 Quartus-specific issues

The expected and typical use of VQM is family-specific. The base level atomic definition of a cell in a quartus netlist assumes the definition of a corresponding atom in the family. The term atom

is often used in Quartus documentation to refer to a logic element or other logical block on an  $\mathsf{Altera}^{\mathbb{B}}$  device.

Thus regular\_id in the grammar must be a recognized element type for the current family, also termed a WYSIWYG or WYSIWYG element. Expressing WYSIWYGs follows a standard format, consisting of a WysiwygStmt to identify the WYSIWYG atom, followed by a set of DefParamStmt to configure the atom.

This is best shown by example, in this case a register described for the Stratix<sup>™</sup> family.

```
stratix_lcel1 my_lcel1 (.datad(in), .clk(clk), .regout(out));
defparam my_lcel1.operation_mode = "normal";
defparam my_lcel1.packed_mode = "false";
defparam my_lcel1.lut_mask = "FF00";
defparam my_lcel1.output_mode = "reg_only";
```

Further examples will be evident from the complete VQM example shown later in an appendix.

Some further notes:

- Contrary to the Verilog standard, 1'b0, 1'b1 and 1'bz are the only constants supported in VQM. Hence, expressions like 1'b0101 will not be honored in VQM.
- VQM is originally a machine generated design file. The Quartus extractor therefore
  expects minimal user errors. Syntax errors will often result in a general indication of an
  error exists on a particular line without going into details on the nature of the error. The
  parser does not have a strong semantic checking phase.
- All identifiers must satisfy the requirement for identifiers in Verilog.
- Any Verilog language semantic requirement that governs the VQM subset must be satisfied.

### 2.4 Generating a VQM from Quartus II

To generate a VQM from Quartus II, two commands are required; first to synthesize the design itself, and second to output the VQM netlist. They must be executed in sequence.

```
quartus_map <your_project> -c <your_toplevel_design_name>
quartus_cdb <your_project> -c <your_toplevel_design_name> --vqm=<your_vqm_file>
```

There are other command line options for quartus\_map and quartus\_cdb which could be explored using the help option -h.

```
quartus_map -h or quartus_cdb -h
```

# 2.5 Reading a VQM into Quartus II

Reading a VQM file into Quartus II simply means specifying it as a user design (<design>.quartus) file or through the user interface. The process is identical to specifying a Verilog or VHDL design file.

# 3. Future Direction

Other than creating WYSIWYGs for new families, the VQM format is largely unchanged since the 99.06 release of Quartus, and is not expected to change in the immediate future unless there is a compelling need.

# Appendix A: Example VQM file

The following is an example of a simple Verilog design and a VQM file generated from Quartus II after synthesizing the design. Note that the '\' character is used to escape all names generated by synthesis, to ensure that synthesis of non-Verilog files cannot generate illegal Verilog names.

```
INPUT:
         // Simple LUT and FF in Verilog
        module foo (henry, starbucks, batman, sysclock, result);
                  input henry, starbucks, batman;
                  input sysclock;
                  reg intermediate value;
                  output result;
                  always@ (posedge sysclock)
                  begin
                           intermediate value <= (henry & starbucks) | batman;
                  assign result = intermediate value;
         endmodule
OUTPUT:
        module foo (
                  batman,
                  henry,
                  starbucks,
                  sysclock,
                  result);
         input
                  batman:
         input henry;
        input starbucks;
input sysclock;
output result;
         wire \batman~padio ;
         wire \henry~padio;
        wire \starbucks~padio;
        wire \sysclock~padio ;
        wire \result~padio ;
        wire \scale sysclock-combout ;
        wire \batman~combout;
        wire \henry~combout ;
         wire \starbucks~combout;
        wire intermediate value;
        wire and:
        wire vcc;
         assign gnd = 1'b0;
        assign vcc = 1'b1;
         stratix_io \sysclock~I (
                  .combout(\sysclock~combout),
                  .padio(sysclock));
         defparam \sysclock~I .operation_mode = "input";
         defparam \sysclock~I .ddio mode = "none";
         defparam \sysclock~I .input_register_mode = "none";
defparam \sysclock~I .output_register_mode = "none";
         defparam \sysclock~I .oe_register_mode = "none";
         defparam \sysclock~I .input_async_reset = "none";
         defparam \sysclock~I .output_async_reset = "none";
defparam \sysclock~I .oe_async_reset = "none";
         defparam \sysclock~I .input sync reset = "none";
```

```
defparam \sysclock~I .output_sync_reset = "none";
defparam \sysclock~I .output_pync_reset = "none";
defparam \sysclock~I .input_power_up = "low";
defparam \sysclock~I .output_power_up = "low";
defparam \sysclock~I .oe power up = "low";
stratix_io \batman~I (
             .combout(\batman~combout),
             .padio(batman));
defparam \batman~I .operation_mode = "input";
defparam \batman~I .ddio_mode = "none";
defparam \batman~I .input_register_mode = "none";
defparam \batman~I .output_register_mode = "none";
defparam \batman~I .oe register mode = "none";
defparam \batman~I .input_async_reset = "none";
defparam \batman~I .output_async_reset = "none";
defparam \batman~I .oe_async_reset = "none";
defparam \batman~I .input_sync_reset = "none";
defparam \batman~I .output_sync_reset = "none";
defparam \batman~I .oe sync reset = "none";
defparam \batman~I .input_power_up = "low";
defparam \batman~I .output_power_up = "low";
defparam \batman~I .oe_power_up = "low";
stratix_io \henry~I (
             .combout(\henry~combout),
             .padio(henry));
defparam \henry~I .operation_mode = "input";
defparam \henry~I .ddio_mode = "none";
defparam \henry~I .input_register_mode = "none";
defparam \henry~I .output_register_mode = "none";
defparam \henry~I .oe_register_mode = "none";
defparam \henry~I .imput_async_reset = "none";
defparam \henry~I .output_async_reset = "none";
defparam \henry~I .oe_async_reset = "none";
defparam \henry~I .input_sync_reset = "none";
defparam \henry~I .output_sync_reset = "none";
defparam \henry~I .oe sync reset = "none";
defparam \henry~I .input_power_up = "low";
defparam \henry~I .output power up = "low"; defparam \henry~I .oe_power_up = "low";
stratix io \starbucks~I (
            .combout(\starbucks~combout),
             .padio(starbucks));
defparam \starbucks~I .operation mode = "input";
defparam \starbucks~I .ddio_mode = "none";
defparam \starbucks~I .input_register_mode = "none";
defparam \starbucks~I .output register mode = "none";
defparam \starbucks~I .oe_register_mode = "none";
defparam \starbucks~I .input_async_reset = "none";
defparam \starbucks~I .output async reset = "none";
defparam \starbucks~I .oe_async_reset = "none";
defparam \starbucks~I .input_sync_reset = "none";
defparam \starbucks~I .output sync reset = "none";
defparam \starbucks~I .oe_sync_reset = "none";
defparam \starbucks~I .input_power_up = "low";
defparam \starbucks~I .output_power_up = "low";
defparam \starbucks~I .oe power up = "low";
stratix_lcell \intermediate_value~I (
             .clk(\sysclock~combout),
             .dataa(\batman~combout),
             .datab(\henry~combout),
             .datac(\starbucks~combout),
             .aclr(qnd),
             .regout (intermediate value));
defparam \intermediate_value~I .operation_mode = "normal";
defparam \intermediate_value~I .synch_mode = "off";
defparam \intermediate_value~I .register_cascade_mode = "off";
defparam \intermediate_value~I .sum_lutc_input = "datac";
defparam \intermediate value~I .lut mask = "EAEA";
```

Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.