# Study of High-*k*/Metal-Gate Work Function Variation in FinFET: The Modified RGG Concept

Hyohyun Nam, Student Member, IEEE, and Changhwan Shin, Member, IEEE

Abstract—Because the existing ratio of average grain size to gate area (RGG) method is not applicable for calculating the work function variation (WFV) in nonplanar device structures, a modified RGG method is used to quantitatively estimate the WFV in a high-k/metal-gate (HK/MG) FinFET. A plot of the calculated WFV against the RGG for the FinFET with a TiN gate-stack is validated by previous simulation results. The standard deviation of the WFV,  $\sigma$ (WFV), of the nonplanar multigate device structure (e.g., the FinFET) is lower than that of a planar device structure by  $\sim 30\%$ .

Index Terms—Characterization, CMOS, FinFET, MOSFET, ratio of average grain size to gate area (RGG), variability, work function variation (WFV).

#### I. INTRODUCTION

THE increase in the intrinsic/random threshold voltage  $(V_{\text{TH}})$  variation in sub-30-nm semiconductor process technology caused by factors such as line edge roughness (LER), random dopant fluctuation (RDF), and work function variation (WFV) is one of the major technical challenges in CMOS technology development [1]. To overcome this problem, advanced device structures such as fully depleted silicon-on-insulator MOSFETs and multigate MOSFETs (e.g., FinFETs) are being adopted in industry. To meet the aggressive demand of device scaling beyond the physical limitation of SiO<sub>2</sub>-based gate oxide, these devices use a high-k/metal-gate (HK/MG) gate-stack to improve gate-to-channel capacitive coupling. However, the atomic layer deposition (ALD) technique used in the gate-stack processes of HK/MG CMOS technology generates a lot of small grains, so that they tend to combine with the other grains, which have the same orientation (e.g., <100> and <111> orientations for TiN [2]). As a result, they become a larger grain in the annealing step of the ALD process, so that the real grains can have various sizes. Hence, randomly shaped grains cause variances in the work function values among the devices in an integrated circuit (IC). Such WFV can seriously worsen the  $V_{\rm TH}$  mismatch in the analog/digital circuit block of the IC, and the magnitude of the WFV-induced  $V_{\text{TH}}$  variation is larger than that induced by

Manuscript received August 17, 2013; revised September 30, 2013 and October 9, 2013; accepted October 9, 2013. Date of publication November 6, 2013; date of current version November 20, 2013. This work was supported by the Basic Science Research Program through the National Research Foundation of Korea funded by the Ministry of Science, ICT, and Future Planning under Grant 2012014011.

The authors are with the School of Electrical and Computer Engineering, University of Seoul, Seoul 130-743, Korea (e-mail: cshin@uos.ac.kr).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2013.2287283



Average grain size = 22 nm Gate area = (146.7 nm)<sup>2</sup> Range for the total number of grains = 9 ~ 48





Average grain size = 4.3 nm Gate area =  $(28.7 \text{ nm})^2$  Range for the total number of grains = 13  $\sim$  47

Fig. 1. Two animated figures with different average grain sizes and gate areas but identical RGG values. Note that the range for the total number of grains is comparable for the two different devices' gate material.

either LER or RDF in sub-30-nm process technology [2], [3]. To quantitatively estimate WFV, previous studies have proposed analytical modeling [3], [4] or conducted experimental verification [5], [6]. Following these studies, more realistic 3-D simulations have been conducted [7], [8]. We simply characterized the WFV using two major variables: 1) the average grain size of the gate material and 2) the gate area. As the modeled WFV is closely associated with the manner in which the grain shapes are generated and distributed in the gate material, the use of the Rayleigh distribution [9], [10] and a more physically realistic method of generating grain shapes enable the construction of a plot of the ratio of average grain size to gate area (RGG) [9] that can be fitted to experimental data. Such work, however, has thus far been limited to conventional planar device structures, even though the industry is increasingly choosing nonplanar device structures that use HK/MG technology.

In this letter, we propose a modified RGG concept for estimating the WFV-induced  $V_{\rm TH}$  variation in HK/MG FinFETs. By matching previous simulation results [7] with an RGG plot for the HK/MG FinFET, the magnitude of  $\sigma({\rm WFV})$  in the FinFET can be easily estimated.

### II. WFV MODELING IN FINFET

Fig. 1 shows the RGG concept in detail. As the RGG of a device is defined as the ratio of the average grain size to the gate area [i.e., RGG = average grain size (nm)  $\times$  gate area<sup>-1/2</sup> (nm<sup>-1</sup>)], a scaled-down transistor should also scale down the average grain size of its gate material to retain its RGG value and prevent its WFV from increasing. In other




Fig. 2. (a) 3-D bird's eye view of a FinFET. (b) Front and back gates are mutually interacting, so that the new grain is generated as the EGA. The gate area in left and right sides is doubled by the EGA effect. (c) Unfolded planar figure showing the channel region of the FinFET with the EGAs. Note that  $L_{\text{gate}}$  is the channel length,  $H_{\text{fin}}$  is the fin height, and  $W_{\text{gate}}$  is the gate width.

words, it is noted that, regardless of their average grain sizes and the gate areas, two devices with the identical RGG values should have a comparable amount of the WFV. This is because these devices have a comparable range for the total number of grains. Using Monte Carlo simulation, it is verified that the two different devices can have the identical magnitude of  $\sigma(WFV)$  for the same RGG value [9]. Since the usefulness of the RGG concept has been verified for conventional planar bulk MOSFET structure [9], the RGG calculation should be modified in the case of FinFET-type device structures because they control the channel potential using double, as opposed to single, gates.

Fig. 2 shows a modified method for estimating the WFV in a FinFET. The two face-to-face [i.e., front and back in Fig. 2(b)] gates in the FinFET mutually interact when building up an inversion layer or channel, so that the new grains in these gates will be generated with a new probability and work function. Hence, a modified method for the FinFET RGG calculation should consider the extended gate area (EGA) generated by these gates. Correspondingly, the total gate area over which to calculate the FinFET RGG should be defined as:  $[\{W_{\text{gate}} + (4 \times H_{\text{fin}})\} \times L_{\text{gate}}]$  [as opposed to  $W_{\text{gate}} \times L_{\text{gate}}$  for a planar MOSFET, and also opposed to  $\{W_{\text{gate}} + (2 \times H_{\text{fin}})\} \times L_{\text{gate}}$  for a FinFET without EGA].

## III. RESULTS AND DISCUSSION

A plot of the estimated WFV versus the RGG for a FinFET using a TiN gate is shown in Fig. 3. The use of the conventional RGG method to estimate the WFV versus RGG based on a conventional gate area (red triangles) results in a large deviation from the RGG data (blue circles) for a FinFET. However, using the modified RGG method with the EGA values (green rectangles) produces the results that are closely matched to the original RGG plot (blue circles). Because the total effective gate area physically controlled by the double




Fig. 3.  $\sigma(WFV)$  versus RGG for a FinFET. Note that the RGG plot for TiN is included.




Fig. 4.  $\sigma(WFV)$  versus RGG for the planar (circle) and FinFET (square) structures. Note that the critical point is shifted by the factor of  $\sim (1/2)^{0.5}$  due to the consideration of the EGA, in calculating the RGG values for the FinFET.

gates in the FinFET is nearly doubled in comparison with a planar bulk MOSFET, the EGA should be included in computing the RGG, which then shifts the RGG value for a given WFV by  $\sim (1/2)^{0.5}$  (Fig. 3), causing the FinFET data values to match to the original RGG plot. Note that the original purpose of plotting the RGG values was to determine a unique estimate of the WFV for a given material. As long as the appropriate RGG calculation method is used, the RGG plot of a material will remain unique regardless of device structure.

As shown in [9] and [10] (i.e., the blue line in Fig. 4), the RGG plot can be divided into two regions: a region where  $\sigma(WFV)$  is linearly increasing and the other region where it is increasing nonlinearly. The critical point for the planar structure in the plot occurs at RGG = 0.5, primarily because the total number of the grains starts to saturate at RGG = 0.5 (blue line in Fig. 5). Interestingly, the critical point for the FinFET structure is shifted from 0.5 to 0.35 (i.e., green line in Fig. 5) by a factor of  $\sim (1/2)^{0.5}$ . This is because the range for the total number of grains is also shifted by the EGA effect, as shown in Fig. 5. If the range was not shifted, the RGG plot for the FinFET structure would be the same as that of the planar device structure.

Finally, it was reported in [6] that the amount of  $\sigma V_{TH}$  for the FinFET diminishes by  $\sim 30\%$ , as compared with the




Fig. 5. Total number of the grains versus (gate area)<sup>-0.5</sup>. Note that the total number of the grains saturates from the RGG of 0.5 in the planar structure, and from the RGG of 0.35 in the FinFET structure.

planar bulk MOSFET. This may well be caused by the  $\sim 30\%$  decreased RGG for the double-gate device structures with the EGA effect in the given layout area; this is achieved without the use of a new material (e.g., a material with a slope of <120 mV in the RGG plot, and/or with a smaller average grain size). Thus, the double-gate device architecture represents a promising way for significantly suppressing the WFV in HK/MG CMOS technology by  $\sim 30\%$ .

# IV. CONCLUSION

As the existing method for calculating the RGG is not valid for advanced device structures, the RGG method has been modified for the FinFET devices, by considering the EGA as the physical gate area. The WFV of a TiN gate-stack FinFET was quantitatively estimated using the modified RGG values, and the results, validated by previous simulation results, showed that the  $\sigma(WFV)$  in the FinFET is lower than that in a planar device structure by  $\sim 30\%$ .

#### REFERENCES

- [1] A. Asenov, "Simulation of statistical variability in nano MOSFETs," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2007, pp. 86–87.
- [2] H. Dadgour, K. Endo, V. De, et al., "Grain-orientation induced work function variation in nanoscale metal-gate transistors—Part I: Modeling, analysis, and experimental validation," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2504–2514, Oct. 2010.
- [3] H. Dadgour, K. Endo, V. De, et al., "Modeling and analysis of grainorientation effects in emerging metal-gate devices and implications for SRAM reliability," in Proc. IEEE IEDM, Dec. 2008, pp. 1–4.
- [4] S. H. Rasouli, C. Xu, N. Singh, et al., "A physical model for work-function variation in ultra-short channel metal-gate MOSFETs," *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1507–1509, Nov. 2011.
- [5] K. Ohmori, T. Matsuki, D. Ishikawa, et al., "Impact of additional factors in threshold voltage variability of metal/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates," in *Proc. IEEE IEDM*, Dec. 2008, pp. 409–412.
- [6] T. Matsukawa, S. O'uchi, Y. Ishikawa, et al., "Comprehensive analysis of variability sources of FinFET characteristics," in Proc. Symp. VLSI Technol., Jun. 2009, pp. 118–119.
- [7] X. Wang, A. R. Brown, B. Cheng, et al., "Statistical variability and reliability in nanoscale FinFETs," in *Proc. IEEE IEDM*, Dec. 2011, pp. 104–106.
- [8] X. Wang, A. R. Brown, N. Idris, et al., "Statistical threshold-voltage variability in scaled decananometer bulk HKMG MOSFETs: A full-scale 3-D simulation scaling study," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2293–2301, Aug. 2011.
- [9] H. Nam and C. Shin, "Study of high-k/metal-gate work-function variation using Rayleigh distribution," *IEEE Electron Devices Lett.*, vol. 34, no. 4, pp. 532–534, Apr. 2013.
- [10] H. Nam and C. Shin, "Comparative study in work-function variation: Rayleigh vs. Gaussian distribution for grain size," *IEICE Electron. Exp.*, vol. 10, no. 9, p. 20130109, May 2013.