# BEE 271 Digital circuits and systems

Spring 2017

Lecture 6: Signed numbers and adders

Nicole Hamilton

https://faculty.washington.edu/kd1uj

# **Topics**

- 1. Signed numbers
- 2. Adders

### Binary numbers

#### Unsigned numbers


All bits represent the magnitude of a positive integer


#### Signed numbers

Left-most bit represents the sign.

### **Negative Numbers**

- Need an efficient way to represent negative numbers in binary.
  - Both positive & negative numbers will be strings of bits.
  - Use fixed-width formats (4-bit, 16-bit, etc.)
- 2. Must provide efficient mathematical operations.
  - Addition & subtraction with potentially mixed signs.
  - Negation (multiply by -1).





#### Negative numbers can be represented in following ways:

Sign + magnitude

1's complement


2's complement

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

Table 3.2. Interpretation of four-bit signed integers.

# Sign + magnitude

	T
$b_3b_2b_1b_0$	Sign and magnitude
0111 0110 0101 0100 0011 0010 0001 0000 1000 1001 1010	+7 +6 +5 +4 +3 +2 +1 +0 -0 -1 -2
1010 1011 1100 1101 1110 1111	$     \begin{array}{r}       -2 \\       -3 \\       -4 \\       -5 \\       -6 \\       -7     \end{array} $



## Sign + magnitude

$b_3b_2b_1b_0$	Sign and magnitude
0111 0110 0101 0100 0011 0010 0001 0000 1000 1001	+7 $+6$ $+5$ $+4$ $+3$ $+2$ $+1$ $+0$ $-0$ $-1$
1010 1011 1100 1101 1110 1111	

The first bit is the sign (+ or -) and the rest of the bits are the value as a positive binary number.

For example, in 4-bit sign + magnitude:

# Sign + magnitude addition

## Sign + magnitude addition

#### Adding with sign + magnitude

$b_3b_2b_1b_0$	Sign and magnitude
0111 0110 0101 0100 0011 0010 0001 0000 1000 1001 1011 1100 1101 1110	$   \begin{array}{r} +7 \\ +6 \\ +5 \\ +4 \\ +3 \\ +2 \\ +1 \\ +0 \\ -0 \\ -1 \\ -2 \\ -3 \\ -4 \\ -5 \\ -6 \end{array} $
1111	-7

If both operands have the same sign, adding works.

#### Problem with sign + magnitude

$b_3b_2b_1b_0$	Sign and magnitude
0111 0110 0101 0100 0011 0010 0001 0000 1000 1001 1010 1011 1100 1101	+7 $+6$ $+5$ $+4$ $+3$ $+2$ $+1$ $+0$ $-0$ $-1$ $-2$ $-3$ $-4$ $-5$
1110 1111	$ \begin{array}{c} -6 \\ -7 \end{array} $

But if the signs are different, it doesn't work.

Must compare and subtract the smaller from the larger and use the sign of the larger for the result.

$b_3b_2b_1b_0$	1's complement
0111	. 7
	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-7
1001	-6
1010	-5
1011	-4
1100	-3
1101	-2
1110	-1
1111	-0

The first bit is the sign (+ or -) and the rest of the bits are the value as a binary number if it's positive or with the bits inverted if it's negative.

For example, in 4-bit 1's complement:

$$+5 = 0101$$
  
 $-5 = 1010$ 

Notice that 0 has two values: 0000 (+0) and 1111 (-0).

### Adding in 1's complement

$b_3b_2b_1b_0$	1's complement
3322110	
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-7
1001	-6
1010	-5
1011	-4
1100	-3
1101	-2
1110	-1
1111	-0

If both operands are positive, adding works, not other wise.

### Adding in 1's complement

$b_3b_2b_1b_0$	1's complement
0111 0110 0101 0100 0011 0010 0001	+7 +6 +5 +4 +3 +2 +1
0000 1000 1001 1010 1011 1100 1101 1110 1111	$   \begin{array}{r}     +1 \\     +0 \\     -7 \\     -6 \\     -5 \\     -4 \\     -3 \\     -2 \\     -1 \\     -0 \\   \end{array} $

If either operand is negative, it's off by one because when there is an overflow, you cross two zeros, 1111 and 0000.

Correct by adding the overflow.

$b_3b_2b_1b_0$	1's complement
0111 0110 0101 0100 0011 0010 0001 0000	+7 +6 +5 +4 +3 +2 +1 +0
1000 1001 1010 1011 1100 1101 1110 1111	$   \begin{array}{r}     +0 \\     -7 \\     -6 \\     -5 \\     -4 \\     -3 \\     -2 \\     -1 \\     -0 \\   \end{array} $

Let K be the negative equivalent of an n-bit positive number P.


The 1's complement representation of K is:

$$K = (2^{n} - 1) - P$$


This means that K can be obtained by inverting all bits of P.

Figure 3.8. Examples of 1's complement addition.


$b_3b_2b_1b_0$	2's complement
0111 0110 0101 0100 0011 0001 0001	+7 +6 +5 +4 +3 +2 +1 +0
1000 1001 1010 1011 1100 1101 1110 1111	



- Only one representation for 0.
- One more negative value than positive value.
- Fixed width format for both positive and negative numbers.



Negate in 2's complement by inverting the bits and adding 1.



$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

The first bit is the sign (+ or -) and the rest of the bits are the value as a binary number if it's positive or 2<sup>n</sup> minus the value if it's negative.

For example, in 4-bit 2's complement:

$$+5 = 0101$$
  
 $-5 = 1011$ 

Notice that adding these as unsigned numbers  $0101 + 1011 = 10000 = 2^{n}$ , which overflows to 0.

$b_3b_2b_1b_0$	2's complement
0111 0110 0101 0100 0011 0010 0001 0000 1000 1001	+7 +6 +5 +4 +3 +2 +1 +0 -8 -7
1010 1011 1100 1101 1110 1111	$     \begin{array}{r}     -6 \\     -5 \\     -4 \\     -3 \\     -2 \\     -1   \end{array} $

Let K be the negative equivalent of an n-bit positive number P.

Then, in 2's complement representation K is obtained by subtracting P from 2<sup>n</sup>, namely

$$K = 2^n - P$$

#### Deriving 2's complement

For a positive n-bit number P, let K<sub>1</sub> and K<sub>2</sub> denote its 1's and 2's complements, respectively.

$$K_1 = (2^n - 1) - P$$
  
 $K_2 = 2^n - P$ 

Since  $K_2 = K_1 + 1$ , the 2's complement can computed by inverting all bits of P and then adding 1.

```
module TwosComplementA( input [ 15:0 ] A,
        output [ 15:0 ] minusA );

assign minusA = ~A + 1;
endmodule
```

Two's complement in Verilog.

```
module TwosComplementB( input [ 15:0 ] A,
        output [ 15:0 ] minusA );

assign minusA = -A;
endmodule
```

Two's complement in Verilog.

```
module TwosComplementC( input signed [ 15:0 ] A,
        output signed [ 15:0 ] minusA );

assign minusA = -A;
endmodule
```

Two's complement in Verilog.

### Adding in 2's complement

$b_3b_2b_1b_0$	2's complement
0111	+7
0110	+6
0101	+5
0100	+4
0011	+3
0010	+2
0001	+1
0000	+0
1000	-8
1001	-7
1010	-6
1011	-5
1100	-4
1101	-3
1110	-2
1111	-1

It always works.

0101

(-5)

1011


If there is a carry

out of the sign bit,

it can be ignored.

Figure 3.9. Examples of 2's complement addition.

#### Graphical interpretation of four-bit 2's complement numbers



(a) The number circle

(b) Subtracting 2 by adding its 2's complement

Figure 3.10. Examples of 2's complement subtraction.

$$A - B = A + (-B) = A + ^B + 1$$

1) 0010 - 0110

2) 1011 - 1001

3) 1011 - 0001

$$A - B = A + (-B) = A + ^B + 1$$

2) 1011 - 1001

3) 1011 - 0001

$$A - B = A + (-B) = A + ^B + 1$$

$$A - B = A + (-B) = A + ^B + 1$$

1) 0010 - 0110

2) 1011 - 1001

### Sign Extension

To convert from N-bit to M-bit 2's Complement (N<M), simply duplicate sign bit:

1. Convert (0010)<sub>2</sub> to 8-bit 2's Complement

2. Convert (1011)<sub>2</sub> to 8-bit 2's Complement

## Sign Extension

To convert from N-bit to M-bit 2's Complement (N<M), simply duplicate sign bit:

1. Convert (0010)<sub>2</sub> to 8-bit 2's Complement

0000 0010

2. Convert (1011)<sub>2</sub> to 8-bit 2's Complement

1111 1011

```
module SignExtendA( input [ 7:0 ] a,
    output [ 15:0 ] b );

// Sign-extend both a, replicating A[ 7 ]
    // through eight positions.

assign b = { { 8 { a[ 7 ] } }, a };
endmodule
```

Sign extend in Verilog using replication and concatenation.

```
module SignExtendB( input signed [ 7:0 ] a,
        output signed [ 15:0 ] b );

// Let the compiler sign-extend a using
    // the signed keyword.

assign b = a;
endmodule
```

Sign extend in Verilog using the signed keyword.

```
module AddUnsigned( input [ 3:0 ] A, input [ 7:0 ] B,
    output [ 9:0 ] sum );

// Verilog pads high-order bits with zeros.

assign sum = A + B;
endmodule
```

Adding unsigned numbers of different sizes in Verilog.

Adding signed numbers of different sizes in Verilog.

```
module AddSignedB( input signed [ 3:0 ] A,
        input [ 7:0 ] B, output signed [ 9:0 ] sum );


// Let the compiler sign-extend A and B using
    // the signed keyword.

assign sum = A + B;
endmodule
```

Adding signed numbers of different sizes in Verilog.

### Overflows in Two's Complement

Add two positive numbers but get a negative number or two negative numbers but get a positive number



### Overflow Detection in Two's Complement

5

0101

\_\_3\_

0011

-8

Overflow

-7

1001

-2

1110

7

Overflow

5

0101

2

0010

7

-3

1101

-5

1011

-8

No overflow

No overflow

### Overflow Detection in Two's Complement

5

0101

\_\_3\_

0011

-8

1000

Overflow

-7

1001

-2

1110

7

0111

Overflow

5

0101

2

0010

7

0111

-3

1101

-5

1011


-8

1000


No overflow

No overflow

#### **Unsigned addition**



#### Signed addition



Processor instruction sets have both carry and overflow status bits so only one add instruction is needed for either signed or unsigned addition.

Use carryout with unsigned arithmetic.


Use overflow with signed arithmetic.

Generate both carryout and overflow so software can use either.


```
module AdderWithOverflow( input [ 15:0 ] a, b,
     output [ 15:0 ] s, carryOut, overflow );
  // Carryout is a carry from the MSB in
  // unsigned arithmetic.
  // Overflow is a carry from the MSB in
  // signed arithmetic into the sign bit.
  assign { carry0ut, s } = a + b,
         overflow = a[15] == b[15] &&
                    a[15]!=s[15];
```

Overflow and carry detection in Verilog.

# Adders



а	b	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Addition of one-bit binary numbers.

## When we add numbers we get carries.

In decimal	In binary	
110	011	
1492	1011	
+ 525	+ 011	
2017	1110	






Figure 3.3. Full-adder.

(b) Karnaugh maps



A full adder built using half adders.



An n-bit ripple-carry adder.


```
module FullAdderA( input cin, a, b,
      output s, cout );
  wire x, y, z;
   xor ( s, a, b, cin );
   and (x, a, b);
   and (y, a, cin);
   and ( z, b, cin );
   or ( cout, x, y, z );
                                            Si
                           bi
endmodule
```

```
module FullAdderB( input cin, a, b,
      output s, cout );
   wire x, y, z;
   xor ( s, a, b, cin );
   and (x, a, b),
      ( y, a, cin ),
       ( z, b, cin );
   or ( cout, x, y, z );
                                             Si
                           bi
endmodule
```

A full adder in Verilog.


```
module FullAdderC( input cin, a, b,
        output s, cout );


assign s = a ^ b ^ cin;
assign cout = a & b | a & cin | b & cin;
```




```
module FullAdderD( input cin, a, b,
        output s, cout );

assign s = a ^ b ^ cin,
        cout = a & b | a & cin | b & cin;
```







A 4-bit adder in Verilog.

```
module NBitAdderA( input cin, input [ n - 1:0 ] a, b,
     output cout, output [ n - 1:0 ] s );
  parameter n = 16;
  wire [ n:0 ] c;
  assign c[0] = cin,
         cout = c[n];
  generate
     genvar i;
     for (i = 0; i \le n; i = i + 1)
        begin : fa
        FullAdderE stage( c[ i ], a[ i ], b[ i ], s[ i ],
           c[i + 1]);
        end
  endgenerate
```

An n-bit adder in Verilog.

```
module NBitAdderB(input cin, input [ n - 1:0 ] a, b,
     output reg cout, output reg [ n - 1:0 ] s );
  parameter n = 16;
  reg [ n:0 ] c;
  integer i;
  always @( * )
     begin
     c[0] = cin;
     for (i = 0; i < n; i = i + 1)
        begin
        s[i] = a[i] ^ b[i] ^ c[i];
        c[i+1] = a[i] & b[i]
                    a[i]&c[i]|
                    b[i] & c[i];
        end
     cout = c[n];
     end
```

endmodule An n-bit adder in Verilog.

```
module NBitAdderC( input cin, input [ n - 1:0 ] a, b,
     output reg cout, output reg [ n - 1:0 ] s );
  parameter n = 16;
  always @( * )
     begin
     reg [ n:0 ] c;
     integer i;
     c[0] = cin;
     for (i = 0; i < n; i = i + 1)
        begin
        s[i] = a[i] ^ b[i] ^ c[i];
        c[i+1] = a[i] & b[i]
                    a[i]&c[i]|
                    b[i] & c[i];
        end
     cout = c[n];
     end
```

endmodule An n-bit adder in Verilog.

```
module NBitAdderD( input cin, input [ n - 1:0 ] a, b,
      output cout, output [ n - 1:0 ] s );

parameter n = 16;
assign { cout, s } = a + b + cin;
endmodule
```

An n-bit adder in Verilog.





Figure 3.6. Circuit that multiplies an eight-bit unsigned number by 3.




Adder/subtractor unit: When Subtract = 1, it subtracts. When Subtract = 0, it adds. (Two's complement = invert all bits and add 1.)

# Critical path

## Performance

Measure the largest delay from operands being presented as inputs until all output bits are valid.

Often referred to as the critical path delay.



An n-bit ripple-carry adder has 2 gate delays per bit.

## Generate & propagate

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$c_{i+1} = g_i + p_i c_i$$




Figure 3.14. A ripple-carry adder based on Expression 3.3. Delay = 2n + 1 gate delays, where n = number of stages (bits)




Figure 3.15. The first two stages of a carry-lookahead adder.

# Generate & propagate

$$c_{i+1} = g_i + p_i c_i$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 (g_0 + p_0 c_0) = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2 (g_1 + p_1 g_0 + p_1 p_0 c_0)$$

$$= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

$$\vdots$$

$$c_{i+1} = g_i + \sum_{j=0}^{i-1} \left( g_j \prod_{k=j+1}^{i} p_k \right) + c_0 \prod_{k=0}^{i} p_k$$




Figure 3.16. A hierarchical carry-lookahead adder with ripple-carry between blocks.





Figure 3.17. A hierarchical carry-lookahead adder.

#### multiplexers and decoders

- A multiplexer is a many-to-one function, selecting from a set of inputs (which could be vectors).
- An encoder or decoder translates from one encoding to another.
  - 1. Select highest priority.
  - 2. 4-bit binary to 1-of-16 select.
  - 3. 4-bit binary to 7-segment display.


# The Multiplexer



Selects a or b based on s, multiplexing these signals onto the output f.

# Multiplexer


- 1. An element that selects data from one of many input lines and directs it to a single output line
- 2. Input: 2<sup>N</sup> input lines and N selection lines
- 3. Output: The data from one selected input line
- 4. Multiplexer often abbreviated as MUX



```
module Mux2To1A(
        input s, a, b,
        output f);

wire g, h, k;
not ( k, s );
and ( g, k, a ),
        ( h, s, b );
or ( f, g, h );
```


Structural code for a multiplexer.



```
module Mux2To1D(
    input s, a, b,
    output f);

assign f = ~s & a | s & b;
endmodule
```


Continuous assignment.



```
module Mux2To1F(
          input s, a, b,
          output reg f );

always @( s, a, b )
        if ( s )
          f = b;
        else
        f = a;
```

Behavioral description of a multiplexer.



A 4-to-1 multiplexer.






Figure 4.3. Using 2-to-1 multiplexers to build a 4-to-1 multiplexer.



A 4-to-1 multiplexer.




A 4-to-1 multiplexer.

```
module Mux4to1C( input [ 0:3 ] x, input [ 1:0 ] s,
      output reg f );
   always @( * )
      if ( s == 0 )
          f = x[0];
      else
          if ( s == 1 )
             f = x[1];
          else
             if (s == 2)
                                          s<sub>1</sub>
                 f = x[2];
             else
                                                00
                                          XO
                 f = x[3];
                                          X 1
                                               01
endmodule
                                               10
                                          x<sub>2</sub> -
```

A 4-to-1 multiplexer.


```
module Mux4to1D( input [ 0:3 ] x, input [ 1:0 ] s,
      output reg f );
   always @( * )
      case (s)
         0: f = x[0];
         1: f = x[1];
         2: f = x[2];
         3: f = x[3];
      endcase
                                       s_0
                                       s<sub>1</sub>
endmodule
```



A 4-to-1 multiplexer.

```
module Mux4to1E( input [ 0:3 ] x, input [ 1:0 ] s,
    output f );


wire a, b;
Mux2to1A ma ( x[ 0 ], x[ 1 ], s[ 0 ], a );
Mux2to1A mb ( x[ 2 ], x[ 3 ], s[ 0 ], b );
Mux2to1A mf ( a, b, s[ 1 ], f );
```




A 4-to-1 multiplexer.

```
module Mux4to1F( input [ 0:3 ] x, input [ 1:0 ] s,
          output f );


assign f = x[ s ];
endmodule
```




A 4-to-1 multiplexer.



An 8-to-1 multiplexer.



A 16-to-1 multiplexer.



A 16-to-1 multiplexer built from 4-to-1 multiplexers.

```
module Mux16to1A( input [ 0:15 ] w,
    input [ 3:0 ] s, output f );

wire [ 0:3 ] m;

Mux4to1 m1 ( w[ 0:3 ], s[ 1:0 ], m[ 0 ] );
    Mux4to1 m2 ( w[ 4:7 ], s[ 1:0 ], m[ 1 ] );
    Mux4to1 m3 ( w[ 8:11 ], s[ 1:0 ], m[ 2 ] );
    Mux4to1 m4 ( w[ 12:15 ], s[ 1:0 ], m[ 3 ] );
    Mux4to1 m5 ( m[ 0:3 ], s[ 3:2 ], f );
```

```
module Mux16to1B( input [ 0:15 ] w,
     input [ 3:0 ] s, output reg f );
  always @( * )
     case (s)
         0: f = w[ 0 ];
         1: f = w[ 1];
          2: f = w[2];
          3: f = w[3];
          4: f = w[4];
          5: f = w[5];
          6: f = w[6];
         7: f = w[7];
         8: f = w[8];
          9: f = w[9];
         10: f = w[10];
         11: f = w[11];
         12: f = w[12];
         13: f = w[13];
         14: f = w[ 14 ];
         15: f = w[15];
      endcase
```


```
module Mux16to1C( input [ 0:15 ] w,
     input [ 3:0 ] s, output reg f );
  always @( * )
     begin
     if (s == 0) f = w[0];
     if (s == 1) f = w[1]:
     if (s == 2) f = w[2];
     if (s == 3) f = w[3];
     if (s == 4) f = w[4]:
     if (s == 5) f = w[ 5];
     if (s == 6) f = w[6];
     if (s == 7) f = w[7];
     if (s == 8) f = w[8]:
     if (s == 9) f = w[9];
     if (s == 10) f = w[10];
     if ( s == 11 ) f = w[11];
     if ( s == 12 ) f = w[12];
     if ( s == 13 ) f = w[13]:
     if ( s == 14 ) f = w[14];
     if (s == 15) f = w[15];
     end
```


```
module Mux16to1D( input [ 0:15 ] w,
    input [ 3:0 ] s, output reg f );

always @( * )
    begin
    integer p;
    for ( p = 0;  p < 16;  p = p + 1 )
        if ( s == p )
            f = w[ p ];
    end</pre>
```


```
module Mux16to1E( input [ 0:15 ] w,
    input [ 3:0 ] s, output f );

assign f = w[ s ];
endmodule
```






A 2 x 2 crossbar switch




Implementation using multiplexers

A practical application of multiplexers.

w <sub>1</sub>	w <sub>2</sub>	f
0	0	0
0	1	1
1	0	1
1	1	0




Implementation using a 4-to-1 multiplexer




Synthesis of a logic function using multiplexers.


<sup>w</sup> 1	f		
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1
			•




Synthesis of 3-input function using an 8-to-1 multiplexer.




Modified truth table



A 3-input majority function using a 4-to-1 multiplexer.



A 3-input XOR implemented with 2-to-1 multiplexers.



A 3-input XOR function implemented with a 4-to-1 multiplexer.

#### Shannon's expansion theorem


Any Boolean function  $f(w_1, w_2, ..., w_n)$  can be written in the form:

$$f(w_1, w_2, ..., w_n) =$$

$$w_1' f(0, w_2, ..., w_n) + w_1 f(1, w_2, ..., w_n)$$


 $f(0, w_2, ..., w_n)$  is a *cofactor* of f with respect to  $w_1'$ , written  $f_{w_1'}$ 

 $f(1, w_2, ..., w_n)$  is a *cofactor* of f with respect to  $w_1$ , written  $f_{w1}$ 




(a) Shannon's expansion of the function f.

Figure 4.10. The three-input majority function implemented using a 2-to-1 multiplexer.



(b) Truth table




$$f = w1' w3' + w1 w2 + w1 w3$$


Shannon's expansion for a 2-in mux:

$$f = w1' f_{w1'} + w1 f_{w1}$$
  
= w1' ( w3' ) + w1 (w2 + w3 )

For a 4-in mux, expand again:



(a) Using a 2-to-1 multiplexer



(b) Using a 4-to-1 multiplexer

Figure 4.11. The circuits synthesized in Example 4.5.

```
f = w1 w2 + w1 w3 + w2 w3

Shannon's expansion:
f = w1' ( w2 w3 ) + w1 ( w2 + w3 + w2 w3 )
= w1' ( w2 w3 ) + w1 ( w2 + w3 )

Let g = w2 w3 and h = w2 + w3.

Expanding both g and h using w2 gives:
g = w2' ( 0 ) + w2 ( w3 )
h = w2' ( w3 ) + w2 ( 1 )
```




Figure 4.12. A 3-input majority function.

## Decoders in Verilog

Select one of many outputs or transform data.

```
module Decode2to4A( input [ 1:0 ] s, input enable,
      output reg [ 0:3 ] f );
   always @( * )
      if ( enable )
         case (s)
            0: f = 4'b1000;
            1: f = 4'b0100;
            2: f = 4'b0010;
            3: f = 4'b0001;
         endcase
      else
         f = 4'b0000;
```

```
module Decode2to4B( input [ 1:0 ] s, input enable,
    output reg [ 0:3 ] f );

always @( * )
    case ( { enable, s } )
        3'b100: f = 4'b1000;
        3'b101: f = 4'b0100;
        3'b110: f = 4'b0001;
        default: f = 4'b0000;
    endcase
```

```
module Decode2to4C( input [ 1:0 ] s, input enable,
    output reg [ 0:3 ] f );

always @( * )
    casex ( { enable, s } )
        3'b0xx: f = 4'b0000;
        3'b100: f = 4'b1000;
        3'b101: f = 4'b0100;
        3'b110: f = 4'b0010;
        a'b111: f = 4'b0001;
        endcase
```

```
module Decode4to16A( input [ 3:0 ] s, input enable,
      output reg [ 0:15 ] f );

wire [ 0:3 ] m;

Decode2to4 d1( s[ 3:2 ], enable, m[ 0:3 ] );
Decode2to4 d2( s[ 1:0 ], m[ 0 ], f[ 0:3 ] );
Decode2to4 d3( s[ 1:0 ], m[ 1 ], f[ 4:7 ] );
Decode2to4 d4( s[ 1:0 ], m[ 2 ], f[ 8:11 ] );
Decode2to4 d5( s[ 1:0 ], m[ 3 ], f[ 12:15 ] );
```

```
module Decode4to16B(input [ 3:0 ] s, input enable,
        output reg [ 0:15 ] f );

assign f = enable ? 1 << s : 0;
endmodule</pre>
```

```
module SevenSegment (input [3:0] hex,
   output reg [ 0:6 ] segments );
   al ways @( hex )
        case ( hex )
             0: segments = 7' b11111110;
             1: segments = 7' b0110000;
             2: segments = 7' b1101101;
             3: segments = 7' b11111001;
             4: segments = 7' b0110011;
             5: segments = 7' b1011011;
             6: segments = 7' b10111111;
             7: segments = 7' b1110000;
             8: segments = 7' b11111111;
             9: segments = 7' b1111011;
            10: segments = 7' b1110111;
            11: segments = 7' b0011111;
            12: segments = 7' b1001110;
            13: segments = 7' b01111101;
            14: segments = 7' b1001111;
            15: segments = 7' b1000111;
        endcase
```

Exercise: Write a Verilog module that will count leading zeroes in an 8-bit value.

Exercise: Write a Verilog module that will count leading zeroes in an 8-bit value.

```
module clz (input [7:0] u, output reg [3:0] count);
  al ways @*
     casex (u)
        8' b1xxx xxxx: count = 0;
        8'b01xx xxxx: count = 1;
        8' b001x xxxx: count = 2;
        8' b0001_{xxxx}: count = 3;
        8' b0000 1xxx: count = 4;
        8'b0000 01xx: count = 5;
        8'b0000 001x: count = 6;
        8' b0000\_0001: count = 7;
        8' b0000 0000: count = 8;
     endcase
endmodul e
```

## Undefined variables in Verilog

Sometime you get an error.

Sometimes you don't.

```
module NoError1( output [9:0] LEDR );

// Generates "created implicit net" warning and
// causes zork to have the value 0.

Display d( zork, LEDR );
endmodule
```

```
module NoError2( output [9:0] LEDR );
   // Causes zork to have the value 0.
   wire zork;
   Display d( zork, LEDR );
endmodule
module NoError3( output [9:0] LEDR );
   // Causes zork to have the value 0.
   reg zork;
   Display d( zork, LEDR );
endmodule
```

```
module Initialize1( output [9:0] LEDR );
   // Causes zork to have the initial value 1.
   wire zork = 1;
   Display d( zork, LEDR );
endmodule
module Initialize2( output [9:0] LEDR );
   // Causes zork to have the initial value 1.
   reg zork = 1;
   Display d( zork, LEDR );
endmodule
```

```
module CompileError( output [ 9:0 ] LEDR );

// Generates an "object "zork" is not declared"

// compile error if the wire definition is commented out.

// wire zork;

assign LEDR[ 9:8 ] = zork;
assign LEDR[ 7:6 ] = !zork;
assign LEDR[ 5:4 ] = ~zork;
assign LEDR[ 3:2 ] = !( !zork );

endmodule
```