DEVICE PERFORMANCE SPECIFICATION

KODAK KAC-9648 CMOS IMAGE SENSOR

1288 (H) X 1032 (V) SXGA 18 fps Color CIS

September 2004 Revision 1.9



KAC-9648 Color CMOS Image Sensor SXGA 18 FPS

General Description

The KAC-9648 is a high performance, low power, 1/2" SXGA CMOS Active Pixel Sensor capable of capturing color, monochrome, still, or motion images and converting them to a digital data stream.

Mega-pixel class image quality is achieved by integrating a high performance analog signal processor comprising of a high speed 10 bit A/D converter, fixed pattern noise elimination circuits and separate color gain amplifiers. The offset and black level can be automatically adjusted on chip using a full loop black level compensation circuit.

Furthermore, a programmable smart timing and control circuit allows the user maximum flexibility in adjusting integration time, active window size, gain, frame rate. Various control, timing and power modes are also provided.

Features

- · Video and snapshot operation
- · Progressive scan read out with horizontal and vertical flip
- · Programmable exposure:
 - Master clock divider
 - Inter row delay
 - Inter frame delay
 - Partial frame integration
- · Four channels of digitally programmable analog gain
- Full automatic servo loop for black level & offset adjustment on each gain channel
- · Horizontal & vertical sub-sampling (2:1 & 4:2) with averaging
- Windowing
- · Programmable pixel clock, inter-frame and inter-line delays
- I²C compatible serial control interface
- Power on reset & power down mode


Applications

- Dual Mode Camera
- · Digital Still Camera
- · Security Camera
- Machine Vision

Key Specifications


Array Format	Total: 1032 x 1312 Active: 1032 (V) x 1288 (H)
Effective Image Area	Total: 6.192mm x 7.872mm Active: 6.192mm x 7.728mm
Optical Format	1/2"
Pixel Size	6.0μm x 6.0μm
Video Outputs	8 & 10 Bit Digital
Frame Rate	18 frames per second
Dynamic Range	55 dB
Shutter	Rolling reset
FPN	0.2%
PRNU	1.7%
Sensitivity	2.5 V/lux*s
Fill Factor	49%
Color Mosaic	Bayer pattern
Package	48 LCC
Single Supply	3.0V ± 10%
Power Consumption	150mW
Operating Temp	-10°C to 50°C

System Block Diagram





Overall Chip Block Diagram



Connection Diagram




Figure 2. Chip Pin Diagram

Ordering Information

Description	Package
The KAC-9648 is shipped with micro lenses.	KAC-9648CEA
A small PCB that houses the KAC-9648 sensor together with all necessary discrete components.	KAC-9648HEADBOARD



Typical Application Circuit




Figure 3. Typical Application Diagram

Scan Read Out Direction




Figure 4. Scan directions and position of origin in imaging system



Pin Descriptions

I				
Pin	Name	I/O	Тур	Description
1	vss_pix	I	Р	0 volt supply for the pixel array
2	vss_od1	I	Р	0 volt supply for the digital IO buffers
3	vdd_od1	I	Р	3.0 volt supply for the digital IO buffers.
4	RSVD			This pin is reserved and should not be connected.
5	RSVD			This pin is reserved and should not be connected.
6	sadr	I	D	Input pin with pull down resistor. This pin is used to program different slave addresses for the sensor in an I ² C compatible system.
7	sda	Ю	D	I ² C compatible serial interface data bus.
8	sclk	I	D	I ² C compatible serial interface clock.
9	extsync	0	D	The external event synchronization signal is used to synchronize external events in snapshot mode.
10	snapshot	1	D	Input pin with pull down resistor used to activate (trigger) a snapshot sequence.
11	vcp2	0	Α	Analog charge pump output, connect to vss_ana via a 0.1µf capacitor. Voltage on this pin should be 4.2 volt.
12	vcp1	0	Α	Analog charge output, connect to vss_ana via a 56pf capacitor. Voltage on this pin should be vdd_ana +0.3 volt.
13	hsync	Ю	D	This is a dual mode pin. When the sensor's digital video port is configured to be a master, this pin is an output and is used as the horizontal synchronization pulse. When the sensor's digital video port is configured to be a slave, (the default), this pin is an input and is used as the row trigger.
14	vsync	Ю	D	This is a dual mode pin. When the sensor's digital video port is configured to be a master, this pin is an output and is used as the vertical synchronization pulse. When the sensor's digital video port is configured to be a slave, (the default), this pin is an input and is used as the frame trigger.
15	pclk	Ю	D	Pixel clock.
16	mclk	I	D	Sensor's master clock input.
17	vss_dig	I	Р	0 volt power supply for the digital circuits.
18	vdd_dig	I	Р	3.0 volt power supply for the digital circuits.
19	d0	0	D	Bit 0 of the digital video output bus. This output can be put into tri-stated.
20	d1	0	D	Bit 1 of the digital video output bus. This output can be put into tri-stated.
21	d2	0	D	Bit 2 of the digital video output bus. This output can be put into tri-stated.
22	d3	0	D	Bit 3 of the digital video output bus. This output can be put into tri-stated.
23	d4	0	D	Bit 4 of the digital video output bus. This output can be put into tri-stated.
24	d5	0	D	Bit 5 of the digital video output bus. This output can be put into tri-stated.
25	d6	0	D	Bit 6 of the digital video output bus. This output can be put into tri-stated.



Pin Descriptions (continued)

Pin	Name	I/O	Тур	Description
26	d7	0	D	Bit 7 of the digital video output bus. This output can be put into tri-stated.
27	d8	0	D	Bit 8 of the digital video output bus. This output can be put into tri-stated.
28	d9	0	D	Bit 9 of the digital video output bus. This output can be put into tri-stated.
29	oe	1	D	Digital video port output enable with pull up resistor. When this input is driven to a logic zero the digital video port (d[9:0], pclk, hsync & vsync) is tri-stated.
30	vdd_od2	I	Р	3.0 volt supply for the digital IO buffers.
31	vss_od2	I	Р	0 volt supply for the digital IO buffers.
32	vdd_adc	I	Р	3.0 volt supply for the 10 bit A/D converter.
33	vss_adc	I	Р	0 volt supply for the 10 bit A/D converter.
34	vdac_n	0	Α	Analog reference output. This pin should be by-passed with a 10 μF capacitor.
35	vdac_p	0	Α	Analog reference output. This pin should be by-passed with a 10 μF capacitor.
36	vref_n	0	Α	Analog reference output. This pin should be by-passed with a 10 μF capacitor.
37	vref_p	0	Α	Analog reference output. This pin should be by-passed with a 10 μF capacitor.
38	vdd_ana	I	Р	3.0 volt supply for analog circuits.
39	vss_ana	I	Р	0 volt supply for analog circuits.
40	RSVD			This pin is reserved and should not be connected.
41	RSVD			This pin is reserved and should not be connected.
42	RSVD			This pin is reserved and should not be connected.
43	RSVD			This pin is reserved and should not be connected.
44	abloom	I	Α	Anti blooming pin. This pin must be connected to ground.
45	pdw	ı	D	Input with pull down resistor. When set to a logic 1 the sensor is put into power down mode.
46	resetb	I	D	Input with pull up resistor. When set to a logic 0 the sensor is reset to its default power up state.
47	RSVD			This pin is reserved and should be connected to vss_ana via a 56pf capacitorr
48	vdd_pix	I	Р	3.0 volt supply for the pixel array.

Legend: (I=Input), (O=Output), (IO=Bi-directional), (P=Power), (D=Digital), (A=Analog).

6



Absolute Maximum Ratings (Notes 1 & 2)

Any Positive Supply Voltage Voltage On Any Input or Output Pin -0.3V to 4.2V Input Current at any pin (Note 3) ±35mA ±50mA

Package Input Current (Note 3 Package Dissipation at T_A = 25°C see Note 4 ESD Susceptibility (Note 5)

Human Body Model 2000V Machine Model 200V Peak Soldering Temperature (Note 6) 235°C Storage Temperature -40°C to 125°C

Operating Ratings (Notes 1 & 2)

Operating Temperature Range -10°C≤T≤+50°C All VDD Supply Voltages +2.7V to +3.3V

DC and logic level specifications

Symbol	Parameter	Conditions	Min note 9	Typical note 8	Max note 9	Units
sclk, sda,	sadr, Digital Input/Output Chara	acteristics	<u> </u>		<u>I</u>	1
VIH	Logical "1" Input Voltage		0.7*vdd_od		vdd_od+0.5	V
VIL	Logical "0" Input Voltage		-0.5		0.3*vdd_od	V
VOL	Logical "0" Output Voltage	vdd_od = +2.7V, lout=3.0mA			0.4	V
V _{hys}	Hysteresis (SCLK pin only)	vdd_od > +2.0V	0.05*vdd_od			V
I _{leak}	Input Leakage Current	Vin=vdd_od		1		μА
mclk, sna	pshot, pwd, resetb, hsync, vsyn	c Digital Input Characteristics			1	
VIH	Logical "1" Input Voltage	vdd_dig = +3.3V	2.0			V
VIL	Logical "0" Input Voltage	vdd_dig = +2.7V			0.8	V
IIH	Logical "1" Input Current	VIH = vdd_dig		1		nA
IIL	Logical "0" Input Current	VIL = vss_dig		-1		nA
d0 - d9, po	clk, hsync, vsync, sync, extsync	, Digital Output Characteristics			l	
VOH	Logical "1" Output Voltage	vdd_od=2.7V, lout=-1.6mA	2.2			V
VOL	Logical "0" Output Voltage	vdd_od=2.7V, lout =-1.6mA			0.5	V
IOZ	TRI-STATE Output Current	VOUT = vss_od VOUT = vdd_od		-0.1 0.1		μ Α μ Α
IOS	Output Short Circuit Current			+/-17		mA
Power Su	pply Characteristics				1	
IA	Analog Supply Current	Power down mode, no clock Operational mode, @27MHz		500 60		μA mA
ID	Digital Supply Current	Power down mode, no clock Operational mode, @27MHz		0 10		μA mA

Power Dissipation Specifications

The following specifications apply for all VDD pins= +3.0V. Boldface limits apply for TA = T_{MIN} to T_{MAX} : all other limits $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions	Min note 9	Typical note 8	Max note 9	Units
P _{dwn}	Power Down			2.0		mW
PWR	Average Power Dissipation	@27 MHz @12MHz		210 150		mW mW



Video Amplifier Specifications

The following specifications apply for all VDD pins= +3.0V. Boldface limits apply for TA = T_{MIN} to T_{MAX} : all other limits T_A = 25°C

Symbol	Parameter	Conditions	Min (note 9)	Typical (note 8)	Max (note 9)	Units
	Gain Resolution			7		Bits
	Step Size	(Gain / Resolution)		0.125		dB
	Maximum Gain	Low light bit off		16		dB
	Minimum Gain	Low Light bit off		0.0		dB

AC Electrical Characteristics

The following specifications apply for All VDD pins = +3.0V. **Boldface limits apply for T_A = T_{MIN} to T_{MAX}:** all other limits $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min note 9	Typical note 8	Max note 9	Units
F _{mclk}	Input Clock Frequency		12		27	MHz
T _{ch}	Clock High Time	@ CLK _{max}	16.0			ns
T _{cl}	Clock Low Time	@ CLK _{max}	16.0			ns
	Clock Duty Cycle	@ CLK _{max}	45/55	50/50	55/45	min/max
T _{rc} , T _{fc}	Clock Input Rise and Fall Time			3		ns
F _{hclk}	Internal System Clock Frequency		12		27	MHz
T _{reset}	Reset pulse width		1.0			μS

- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Note 2: All voltages are measured with respect to **vss_dig = vss_ana = vss_adc = vss_od1 = vss_od2 =** 0V, unless otherwise specified.
- Note 3: When the voltage at any pin exceeds the power supplies (VIN < [vss_dig or vss_ana or vss_adc or vss_od1 or vss_od2] or VIN > [vdd_dig or vdd_ana or vdd_adc or vdd_od1 or vdd_od2]), the current at that pin should be limited to 25mA. The 50mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25mA to two.
- Note 4: The absolute maximum junction temperature (TJmax) for this device is 150° C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance (Θ_{JA}), and the ambient temperature (TA), and can be calculated using the formula PDMAX = (TJmax TA)/ Θ_{JA} . In the 48-pin LCC, Θ_{JA} is 69° C/W, so PDMAX = 1,811mW at 25° C and 1,449 mW at the maximum operating ambient temperature of 50° C. Note that the power dissipation of this device under normal operation will typically be about 215 mW. The values for maximum power dissipation listed above will be reached only when the KAC-9648 is operated in a severe fault condition.
- Note 5: Human body model is 100pF capacitor discharged through a 1.5kΩ resistor. Machine model is 220pF discharged through ZERO Ohms.
- Note 6: See AN450, "Surface Mounting Methods and Their Effect on Product Reliability", or the section entitled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices.
- Note 7: The analog inputs are protected as shown below. Input voltage magnitude up to 500mV beyond the supply rails will not damage this device. However, input errors will be generated If the input goes above AV+ and below AGND.
- Note 8: Typical figures are at TJ = 25°C, and represent most likely parametric norms
- Note 9: Test limits are guaranteed to AOQL (Average Outgoing Quality Level).



CMOS Active Pixel Array Specifications

Parameter	Value	Units
Number of pixels (row, column) Total Active	1032 x 1312 1032 x 1288	pixels pixels
Array size (x,y Dimensions) Total Active	6.192mm x 7.872mm 6.192mm x 7.728mm	mm mm
Pixel Pitch	6.0	μ
Fill Factor without micro-lens	49	%

Image Sensor Specifications

The following specifications apply for All VDD pins = +3.3V, $T_A = 25$ °C, Illumination Color Temperature = 2500°K, IR cutoff filter at 700nm, **mclk** = 27MHz, frame rate = 15Hz, unity video gain.

Parameter	Description	Min note 9	Typical note 8	Max note 9	Units
Optical Sensitivity ¹ red green blue	Measured at the input of the A/D		2.50 1.18 0.59		V/lux*s
Dark Signal	The pixel output signal due to dark current.		0.15		V/s
Read Noise	The RMS temporal noise of the pixel output signal in the dark averaged over all pixels in the array.		1.5		LSBs
Dynamic Range	The ratio of the saturation pixel output signal and the read noise expressed in dB.		55		dB
FPN	Fixed Pattern Noise: the RMS spatial noise in the dark excluding the effect of read noise.		0.2		%
PRNU red green blue	Photo Response Non Uniformity: the RMS variation of pixel sensitivities as a percentage of the average optical sensitivity.		0.5 1.7 2.5		%

The optical sensitivity at the A/D output, in units of LSBs/lux*s, can be calculated using: $\frac{1024}{\text{vrefp-vrefn}}$. Optical Sensitivity

Blemish Specifications

Due to random process deviations, not all pixels in an image sensor array will react in the same way to a given light condition. These variations are known as blemishes.

National Semiconductor tests the KAC-9648 CMOS image sensor under both dark and illuminated conditions. These two tests are referred to as "Dark Tests" and "Standard Light Tests" respectively.

For full documentation of the KAC-9648 blemish specification and test conditions please refer to the "KAC-9648 Blemish Specification" document.

Sensor Response Curves





Figure 5. Spectral Response Curve



- notes:

 1) The dark signal and DSNU both increase linearly with integration time. The results in the graph were
 - 2) At any temperature, the total spatial noise in the dark can be found by quadratically adding the offset FPN from the 'Image Sensor Specifications' table and the DSNU from this graph.

Figure 6. Dark signal and Dark Signal Non-Uniformity versus Temperature

Functional Description

1.0 OVERVIEW

1.1 Light Capture and Conversion

The KAC-9648 contains a CMOS active pixel array consisting of 1032 rows by 1288 columns. 24 columns of optically shielded (black) pixels are provided to the right of the array as shown in Figure 7.




Figure 7. CMOS APS region of the KAC-9648

The color filters are Bayer pattern coded starting at row 0 and column 0. The color coding is green, red, green, red until the column 1287 of row 0, then blue, green, blue, green until column 1287 of row 1 and so on (see Figure).

At the beginning of a given integration time the on-board timing and control circuit will reset every pixel in the array one row at a time as shown in Figure 8. Note that all pixels in the same row are simultaneously reset, but not all pixels in the array.




Figure 8. CMOS APS Row and Column addressing scheme

At the end of the integration time, the timing and control circuit will address each row and simultaneously transfer the integrated value of the pixel to a correlated double sampling circuit and then to a shift register as shown in Figure 8.

Once the correlated double sampled signals have been loaded into the shift register, the timing and control circuit will shift them out one pixel at a time.

The analog pixel signals are then separated and fed into four channels analog gain channels as shown in figure 9. Each gain channel can be digitally programmed allowing signal level of each color in the Bayer pattern to be seperately adjusted.

After color gain adjustment the analog value of each pixel is converted to a 10 bit digital data as shown in figure 9.




Figure 9. Analog Signal Conditioning & Conversion to Digital

The black level of each color together with the full analog signal path offset is automatically compensated as shown in figure 9. This can be manually overridden.




Figure 10. Digital Pixel Processing.

Finally the pixel data is framed and output on the digital video bus as shown in figure 10.

1.2 Program and Control Interfaces

The programming, control and status monitoring of the KAC-9648 is achieved through a two wire $\rm I^2C$ compatible serial bus. A device address pin is provided allowing two different device addresses to be selected for the serial interface as shown in Figure 11.




Figure 11. Control Interface to the KAC-9648.

Snapshot control and status pins are provided to facilitate single frame capture (see Figure 12).




Figure 12. Snapshot & External Event Trigger Signals

2.0 DOUBLE BUFFERED REGISTERS

All programmable registers that effect the frame rate and integration timing are double buffered; such that the new values only take effect at the start of the new frame. When writing to all split double buffered registers, e.g. ITIMEH and ITIMEL, the following procedure must be followed:

- to change both the MSB and LSB, first write to the MSB register and then write to the LSB register,
- to change only the MSB, first write to the MSB register and then write the unchanged value of the LSB to the LSB register,
- to only change the LSB write to the LSB register.

3.0 WINDOWING

The integrated timing and control circuit allows any size window in any position within the active region of the array to be read out with a 4x4 pixel resolution. The window read out is called the "Active Window".

Four coordinates (start row and column addresses, end row and column addresses) need to be programmed to define the size and location of the "Active Window" to be read out (see Figure 13).




Figure 13. Windowing

Notes:

- By default the "Active Window" is an optically centered with a size of 1280 columns by 1024 rows as shown in figure 14.
- The "Active Window" registers are double buffered.




Figure 14. Default Active Window

4.0 ARRAY READOUT

The pixels in the array are read out in progressive scan. In progressive scan, every pixel in every row in the defined "Active Window" is consecutively read out, one pixel at a time. The first 8 pixels of every row are black unless masked out by setting the BlkPixelEn bit of the DVBUSCONFIG2 register to a logic 0.

The scan direction can be programmed as follows:

Scan Direction	VScanDir	HScanDir
Default Scan Direction	1	1
Reverse Vertical Scan Direction	0	1
Reverse Horizontal Scan Direction	1	0
Reverse Vertical and Horizontal Scan Direction	0	0

4.1 Default Scan Direction

The default scan direction is to consecutively read out, one pixel at a time, starting with the left most pixel in the top most row. Hence, for the example shown in Figure 15, the read out order will be a0,b0,...,r0 then a1,b1,...,r1 and so on until pixel r10 is read out. See figure 15.

4.2 Reverse Vertical Scan Direction

The vertical scan direction can be reversed by setting the "VScanDir" bit in the VSCAN register to a logic 0, while setting the HScanDir bit in the HSCAN register to a logic 1. In this case for the example shown in Figure 15, the read out order will be a10,b10,...,r10 then a9,b9,...,r9 and so on until pixel r0 is read out.

4.3 Reverse Horizontal Scan Direction

The horizontal scan direction can be reversed by setting the "HScanDir" bit in the HSCAN register to a logic 0, while setting the "VScanDir" bit in the VSCAN register to a logic 1. In this case for the example shown in Figure 15, the read out order will be r0,q0,...,a0 then r1,q1,...,a1 and so on until pixel a10 is read out.

4.4 Reversing The Horizontal & Vertical Scan Direction

The horizontal scan direction can be reversed by setting both the "HScanDir" bit in the HSCAN and the "VScanDir" bit in the VSCAN register to a logic 0. In this case for the example shown in Figure 15, the read out order will be r10,q10,...,a10 then r9,q9,...,a9 and so on until pixel a0 is read out.





Figure 15. Progressive Scan Read Out Mode


5.0 SUB-SAMPLING MODES


5.1 2:1 Sub-Sampling

The timing and control circuit can be programmed to sub-sample pixels in the "Active Window" vertically, horizontally or both, with an aspect ratio of 2:1 as illustrated in figure 16.

Register Bit	VIDCONFIG Color	VSCAN VSub	HSCAN HSub
Vertical	0	1	0
Horizontal	0	0	1
Both	0	1	1







Green Pixel Red Pixel Blue Pixel Not Read Out

Figure 16. Example of 2:1 Sub-sampling

Note a: The pixel read out will depend on the programmed

scan order as described in section 4.0.

Note b: For max FPN performance it is recommended to always switch on the averaging feature when subsampling (see next section).

5.2 2:1 Sub-Sampling with Averaging

The timing and control circuit can be programmed to average neighboring pixels in the analog domain before sub-sampling. This can be done in the horizontal and vertical direction shown in the table below

Register Bit	VIDCONFIG Color	VSCAN VAvr	HSCAN HAvr
Vertical	0	1	0
Horizontal	0	0	1
Both	0	1	1

When **vertical** 2:1 sub-sampling with averaging is selected, neighboring pixels in the vertical direction are combined as shown in figure 17. The value of the combined pixel is given by:

$$\frac{V_1 + V_2}{2}$$




Figure 17. :2:1VerticalSubsampling with Averaging

When **horizontal** 2:1 subsampling with averaging is selected, neighboring pixels in the horizontal direction are combined as shown in figure 17. The value of the combined pixel is given by

$$H_1 + H_2$$




Figure 18. 2:1Horizontal Subsampling with Averaging

When **both**, horizontal & vertical 2:1 subsampling with averaging is selected, neighboring pixels in both directions are combined as shown in figure 17. The value of the combined pixel is given by

$$\frac{H_1 + H_2 + V_1 + V_2}{2}$$




Figure 19. 2:1 Both Subsampling with Averaging


Note that the pixel read out will depend on the programmed scan order as described in section 4.0.



5.3 4:2 Sub-Sampling

The timing and control circuit can be programmed to sub-sample pixels in the display window vertically, horizontally or both, with an aspect ratio of 4:2 as illustrated in figure 20

Register Bit	VIDCONFIG Color	VSCAN VSub	HSCAN HSub
Vertical	1	1	0
Horizontal	1	0	1
Both	1	1	1



Note a: The pixel read out will depend on the programmed scan order as described in section 4.0.

Note b: For max FPN performance it is recommended to always switch on the averaging feature when subsampling (see next section).

5.4 4:2 Sub-Sampling with Averaging

The timing and control circuit can be programmed to average neighboring pixels of the same color in the analog domain before subsampling. This can be done in the horizontal and vertical direction as shown in the table below:

Register Bit	VIDCONFIG Color	VSCAN VAvr	HSCAN HAvr
Vertical	1	1	0
Horizontal	1	0	1
Both	1	1	1

When **vertical** 2:1 subsampling with averaging is selected, neighboring pixels of the same color in the vertical direction are combined as shown in figure 21. The value of the combined pixel is given by:




Figure 21. :4:2 Vertical Sub-Sampling with Averaging

When **horizontal** 2:1 subsampling with averaging is selected, neighboring pixels in the horizontal direction are combined as shown in figure 17. The value of the combined pixel is given by

$$H_1 + H_2$$




Figure 22. 4:2Horizontal Subsampling with Averaging

When **both**, horizontal & vertical 2:1 subsampling with averaging is selected, neighboring pixels in both directions are combined as shown in figure 17. The value of the combined pixel is given by

$$\frac{H_1 + H_2 + V_1 + V_2}{2}$$




Figure 23. 4:2 Both Subsampling with Averaging

Note that the pixel read out will depend on the programmed scan order as described in section 4.0.



6.0 FRAME RATE & EXPOSURE CONTROL

6.1 Introduction

The frame time is defined as the time it takes to reset every pixel in the array, integrate the incident light, convert it to digital data and present it on the digital video port. This is not a concurrent process and is characterized in a series of events each requiring a certain amount of time as shown in Figure 24.




Figure 24. Frame Readout Flow Diagram

The following factors effect frame rate, exposure & signal level, the:

- frequency of Hclk
- · size of the "Active Window"
- · subsampling mode
- programmed row delay
- · programmed frame delay.

The following factor effects signal level only.

analog gain

The following factor effects exposure & signal level:

· integration time


This section describes how to program the frame rate and exposure time.

6.2 Analog Gain

Four channels of gain are provided allowing the gain of each color to be separately adjusted before the analog to digital conversion.

The mapping of each gain channel to a pixel in a quadrant is programmable, allowing flexibility in the selection of the Color Filter Array (CFA) pattern.

The color mapping is programmed using the CFAMAP register as shown in figure 25. For the example shown in figure 25 pixel "a1" can be routed to color gain channel 0 (ch0) by setting *ColorMap0* in the CFAMAP to 00. Pixel "a1" is to be routed to color gain channel 1 (ch1) by setting *ColorMap0* in the CFAMAP register should be set to 01.



Pixel Quadrant

Figure 25. Color To Gain Channel Mapping

The KAC-9648 is supplied with a Bayer patterned CFA. Upon reset the color mapping is set as follows

Pixel Color	Gain Channel
Red	ch0
Green 1	ch1
Green 2	ch2
Blue	ch3

Each gain channel can provide up to 16dB of gain, programmable in 128 steps of 0.125dB, (see registers PGA0, PGA1, PGA2 & PGA3).

A further of 5.6dB of gain can be added by setting the $\ensuremath{\textit{LowLight}}$ bit in the OPCTL register to a logic 1.






Figure 26. Gain Plot with low light bit off

6.3 Clock Generation

The KAC-9648 contains a clock generation module (figure 27) that will create three clocks as follows:

Hclk

the horizontal clock. This is an internal system clock and can be programmed to be the input clock (mclk) or mclk divided by 2,4 or 6. All exposure times are in multiples of this clock.

To set the frequency of this clock the *HclkGen* bits in the VCLKGEN register should be programed.

pclk

the pixel clock. This is the external pixel clock that appears at the digital video port. By default **pclk** is free running and it's frequency is always equal to *Hclk* (see figure 27).

pclk can be programmed to the following modes:

- Data Ready Mode, where pclk clock will go active every time a valid pixel appears on the data out bus by setting the PixClkMode bit of the DVBUSCONFIG1 to a logic 1.
- Reverse Polarity Mode, where the polarity of pclk is negated by programming the PixClk-Pol bit in the DVBUSCONFIG2 register.




Figure 27. Clock Generation Module



Full Frame Integration

Full frame integration is when each pixel in the array integrates light incident on it for the duration of a frame (see Figure 28).

The number of pixels processed per row is given by:

$$N_{pix} = (WEndCol - WStartCol + 1) * MH_{factor}$$

Where:

WEndCol

is the "Active Window" column start address as programmed in registers WCOLE and WCOLLSB.

WStartCol

is the "Active Window" column end address as programmed in registers WCOLS and WCOLLSB.

 MH_{factor} Is 1 when horizontal subsampling is disabled and 0.5 when horizontal subsampling is enabled.

The number of Hclk clock cycles required to process & shift out one row of pixels is given by:

$$RN_{Hclk} = R_{opcycle} + R_{Itime} + N_{pix} + R_{delay}$$

Where:

Ropcycle is a fixed integer value of 140 representing the Row

Operation Cycle Time in multiples of Hclk clock cycles. It is the time required to carry out all fixed row

operations outlined in Figure 24.

 $\mathsf{R}_{\mathsf{Itime}}$ When partial frame integration is enabled, (PrtFrmEn

bit in the ITIMECONFIG register is set to a logic 1), R_{Itime} is a fixed integer of 34. When Partial frame integration is disabled, (PrtFrmEn bit in the ITIMECON-

FIG register is set to a logic 0), R_{Itime} is 0.

Is the number of pixels processed in a row. N_{pix}

R_{delay} a programmable value between 0 & 8191 representing the Row Delay Time in multiples of Hclk. This

parameter allows the Row Operation Cycle time to be extended. The Rdelay value is programmed in the RDELAYH and RDELAYL registers.

The number of rows in the active window is given by:

$$N_{rows} = (WEndRow - WStartRow + 1)*MV_{factor}$$

Where:

WEndRow

is the "Active Window" row start address as programmed in registers WROWE and WROWLSB.

WStartRow

is the "Active Window" row end address as programmed in registers WROWS and WROWLSB.

Is 1 when vertical subsampling is disabled and 0.5 MV_{factor} when vertical subsampling is enabled.

The number of Hclk clocks required to process a full frame is given by:

Where:

is the number of rows in the "Active Window". N_{rows}

F_{delay} a programmable value between 0 & 32766 represent-

ing the Inter Frame Delay in multiples of RN_{Hclk}. This parameter allows the frame time to be extended. (See the Frame Delay High and Frame Delay Low registers). The Fdelay value is programmed in the FDE-

LAYH and FDELAYL registers.

The frame rate is given by:

Frame Rate =
$$\frac{Hclk}{FN_{Hclk}}$$

6.5 Partial Frame Integration

In some cases it is desirable to reduce the time during which the pixels in the array are allowed to integrate incident light without changing the frame rate.

This is known as Partial Frame Integration and can be achieved by resetting pixels in a given row ahead of the row being selected for readout as shown in Figure 28. The number of Hclk clocks required to process a partial frame is given by:

$$FP_{Hclk} = RN_{Hclk} * Itime$$

Where:

RN_{Hclk} is the number of Hclk clock cycles required to process

& shift out one row of pixels.


a programmable value between 0 & 32767 represent-Itime ing the number of rows ahead of the current row to be

reset. The Itime value is programmed in the ITIMEH

and ITIMEL registers.

Note:

Upon system reset the partial frame integration is automatically enabled. It can be disabled by setting the PrtFrmEn bit in the ITIMECONFIG register to a logic 0 or by programming 0.





7.0 SNAPSHOT MODE

7.1 Introduction

Two dedicated pins are provided on the KAC-9648, **snapshot**, and **extsync** allowing the sensor to be externally controlled to capture a single image. The **snapshot** input pin is used to trigger a snapshot, while the **extsync** output pin is used to synchronize a light source, strobe or mechanical shutter. Note that partial frame integration is not possible in snapshot mode.

7.2 Taking a Snapshot

By default the sensor will operate in the **VIDEO** state (see figure 29). To take a snapshot, the snapshot mode must be enabled by setting the *SnapEnable* bit in the SNAPMODE register to a logic 1. This will cause the sensor to enter the **FREEZE** state at the end of the current frame. In the **FREEZE** state the sensor is idle. The sensor will leave the **FREEZE** state and return to **VIDEO** state when the snapshot mode is disabled (*SnapEnable* bit in the SNAPMODE register set to a logic 0).




Figure 29. Snapshot Mode

Alternatively when an active snapshot signal is applied to the snapshot input pin an internal trigger signal, *TRIGGER*, is generated as shown in figure 29. The signal applied to the snapshot pin must be longer then 1 frame. The trigger generation circuit will create two types of TRIGGER as follows:

- Pulse Trigger (SnapshotMode bit of the SNAPMODE register is cleared). In this mode (the default) a single TRIGGER pulse will be generated.
- Level Trigger (SnapshotMode bit of the SNAPMODE register is set). In this mode the TRIGGER will remain high as long as the an active level is held on the snapshot pin.

When a TRIGGER is generated the sensor will enter the SNA state as shown in figure 29.

7.3 The SNAP State in External Shutter Mode

To take a snapshot in external shutter mode, the *ShutterMode* b of the SNAPMODE register must be set.

In this mode three consecutive operations will be carried out in the SNAP state as follows (see figure 30a and figure 30):

- Array Reset, during which the extsync pin is kept in-active and the array is reset one row at a time. The number of times the array is reset is programmable from 1-8 frames, (see the SsFrames bits in the SNAPMODE register).
- Image Capture, the extsync pin will activate. The width of the
 extsync signal can be programed from 0 to 32768 lines by pro
 gramming the snapshot integration time registers, SNAPITH
 and SNAPITL.
- Array Read Out, the third and final operation reads the image data out one row at a time.

7.4 The SNAP State in Normal Mode (default)

To take a snapshot in normal mode, the *ShutterMode* bit of the SNAPMODE register must be cleared. In this case the following consecutive operations will be carried out in the **SNAP** state (see figure 30b and figure 30c):


- Array Reset, during which the extsync pin is kept in-active and the array is reset one row at a time. The number of times the array is reset is programmable from 0-8 frames, (see the SsFrames bits in the SNAPMODE register).
- Image Capture, the extsync pin will activate and remain active for the duration of the capture time. The length of the capture time can be programed from 0 to 32768 lines by programming the snapshot integration time registers, SNAPITH and SNAPITL.
- Array Read Out, the image data is read out one row at a time During this operation the extsync pin remains active.

7.5 Return to the FREEZE State

When read out is complete the sensor will return to the **FREEZE** state.

7.6 Return to the VIDEO state

If the snapshot mode is disabled before readout is complete (SnapEnable bit in the SNAPMODE register is set to a logic 0), then the sensor will return to the **VIDEO** state at the end of readout.





8.0 BLACK LEVEL & OFFSET ADJUSTMENT

The KAC-9648 allows for both fine and coarse black level adjustment. Coarse adjustment is made using the PIXELOFF-SET register and only needs to be done once at power up. Fine offset adjustment is done on a row basis and can be accomplished either automatically using the on chip black level compensation circuit or manually by disabling the on chip black level compensation circuit.

8.1 Coarse Black Level and Offset Adjustment

To ensure maximum performance of the CMOS image sensor, the natural offset of the pixel array needs to be minimized. Coarse adjustment is made using the PIXELOFFSET register and only needs to be done once at power up. This procedure is explained in detail in LM9648 Application Note 4.

8.2 Manual Black Level and Offset Adjustment

Each offset channel can provide up to 255 levels of black level and offset adjustment. To manually adjust the black level and offset the BIKLEVEn bit in the BLKLEVCONFIG register should be set to a logic 1. Eight bit offset values can then be programmed to registers OFFSET0, OFFSET1, OFFSET2 & OFFSET3.

8.3 Auto Black Level and Offset Adjustment

Automatic black level and offset adjustment mode is enabled by setting the $\overline{\textit{BlkLevEn}}$ bit in the BLKLEVCONFIG register to a logic 0.




Figure 31: Digital Black Level & Offset Adjustment Loop

Figure 31 illustrates the automatic black level and offset compensation circuit contained within the sensor. For every row, the digitized values of the middle 8 black pixels are acquired and fed to the compensation level calculator circuit. This circuit is a digital first order exponential averaging filter. It calculates the compensation level (cmpl) that is required to ensure that for pixels that are optically black, the black level at the output of the ADC is equal to the desired black level. The desired black level (Clk-Target) can be programmed in the BLKTARGET register.

The black level control loop not only controls the black level of the pixels in the sensor array, but also controls the offset of the PGAs and A/D in the system. Because there are four channels, which can be operating at different gains and with different offsets, four different compensation levels are calculated, one for each channel.

The convergence rate of the cancellation loop can be set by programming the *BlkRate* parameter located in the BLKLEVCON-FIG register. Small values of the *BlkRate* parameter ensure a fast convergence. High values of the *BlkRate* parameter reduce the noise in the calculated compensation level. The optimal setting of the *BlkRate* parameter is the result of a compromise between convergence speed after power up and image quality.

9.0 SYSTEM MANAGMENT

9.1 System Reset

Upon power up an on-chip power on reset block will ensure that the sensor is initialized to its reset state. After power up the sensor can be reset by asserting a logic 0 on the **resetb** pin or by writing to the **SenReset** bin in the PWD&RST register.

Furthermore, all state machines contained in the sensors integrated timing and control block can be reset by writing to the *RstzSoft* bit in the OPCTRL register.

9.2 Power Up and Down

The KAC-9648 is equipped with an on-board power management system allowing the analog and digital circuitry to be switched off (power down) and on (power up) at any time.

The sensor can be put into power down mode by asserting a logic one on the **pdwn** pin or by writing to the *PwDn* bit in the PWD&RST register.

To power up the sensor a logic zero can be asserted on the **pdwn** pin or by writing to the *PwDn* bit in the PWD&RST register

It will take a few milliseconds for all the circuits to power up. The power management register contains a bit indicating when the sensor is ready for use. During this time the sensor cannot be used for capturing images. A status bit in the power management register will indicate when the sensor is ready for use.

To ensure minimum power down currents, the internal bang gap circuit should be turned off before powering down the sensor.

To switch off the sensor's internal bandgap, the following sequence of codes should be written to the sensor via the $\rm I^2C$ compatible interface before power down

Address (Hex)	Data (Hex)
INTREG2	01
POWCTRL	82

Before the sensor can be powered up the its internal bandgap needs to be switched back on.

To switch the sensor's internal bandgap circuit on, the following sequence needs to be applied to the I²C compatible interface after power up to ensure correct operation.

Address (Hex)	Data (Hex)
POWCTRL	86
OPCTRL	07
INTREG2	00



10.0 SERIAL BUS

The serial bus interface consists of the **sda** (serial data), **sclk** (serial clock) and **sadr** (device address select) pins. The KAC-9648 can operate only as a slave.

The **sclk** pin is an input, it only controls the serial interface, all other clock functions within KAC-9648 use the master clock pin, **mclk**.

10.1 Start/Stop Conditions

The serial bus will recognize a logic 1 to logic 0 transition on the **sda** pin while the **sclk** pin is at logic 1 as the **start** condition. A logic 0 to logic 1 transition on the **sda** pin while the **sclk** pin is at logic 1 is interrupted as the **stop** condition as shown in Figure 32.




Figure 32. Start/Stop Conditions

10.2 Device Address

The serial bus *Device Address* of the KAC-9648 is set to 1010101 when **sadr** is tied low and 0110011 when **sadr** is tied high. The value for **sadr** *is* set at power up.

The *Device Address* can be changed by writing to the *I2cDevAddr* parameter in the I2CMODE Register.

10.3 Acknowledgment

The KAC-9648 will hold the value of the **sda** pin to a logic 0 during the logic 1 state of the *Acknowledge* clock pulse on **sclk** as shown in Figure 33.




Figure 33. Acknowledge

10.4 Data Valid

The master must ensure that data is stable during the logic 1 state of the **sclk** pin. All transitions on the **sda** pin can only occur when the logic level on the sclk pin is "0" as shown in Figure 34




Figure 34. Data Validity

10.5 Byte Format

Every byte consists of 8 bits. Each byte transferred on the bus must be followed by an *Acknowledge*. The most significant bit of the byte is should always be transmitted first. See Figure 35.

10.6 Write Operation

A write operation is initiated by the master with a Start Condition followed by the sensor's Device Address and Write bit. When the master receives an Acknowledge from the sensor it can transmit an 8-bit internal register address. The sensor will respond with a second Acknowledge signaling the master to transmit 8 write data bits. A third Acknowledge is issued by the sensor when the data has been successfully received. The write operation is completed when the master asserts a Stop Condition or a second Start Condition. See Figure 36.


10.7 Read Operation

A read operation is initiated by the master with a *Start Condition* followed by the sensor's *Device Address* and *Write* bit. When the master receives an *Acknowledge* from the sensor it can transmit the internal *Register Address* byte. The sensor will respond with a second *Acknowledge*. The master must then issue a new *Start Condition* followed by the sensor's *Device Address* and *read* bit. The sensor will respond with an Acknowledged followed by the *Read Data* byte.

The read operation is completed when the master asserts a *Not Acknowledge* followed by *Stop Condition* or a second *Start Condition*. See Figure 37.

10.8 Advanced Write Mode

Several addresses can be written to without the need to re-start by setting the *AdvWr* bit in the I2CMODE register to a logic 1.



rigare 30. Geriai Bus Write Operation



Figure 37. Serial Bus Read Operation



11.0 DIGITAL VIDEO PORT

The captured image is placed onto a flexible 10-bit digital port as shown in Figure 10. The digital video port consists of a programmable 10-bit digital Data Out Bus (d[9:0]) and three programmable synchronisation signals (hsync, vsync, pclk).

By default the synchronisation signals are configured to operate in "slave" mode. They can be programmed to operate in "master" mode.

The following sections are a detailed description of the timing and programming modes of digital video port.

The 10-bit digital video out bus can be tri-stated by asserting a logic 0 on the **oe** pin or by writing a logic 1 to the *TriState* bit in the DVBUSCONFIG3 register..




Figure 38. Digital Pixel Data Out Bus Circuit Diagram

11.1 Digital Video Data Out Bus (d[9:0])

A programmable barrel shifter is provided to map the output of the internal pixel data framer to the pins of the digital video bus as illustrated in Figure 39.




Figure 39. Digital Video Bus Switching Modes

The Bshift parameter in the DVBUSCONFIG2 register can be used to program the number of bits that the digital pixel data is shifted by.

This feature allows a programmable digital gain to be implemented when connecting the sensor to 8 or 10 bit digital video processing systems as illustrated in Figure 40.




Figure 40. Example of connection to 10/8 bit systems

Synchronisation Signals in Master Mode

In master mode the integrated timing and control block controls the flow of data onto the 10-bit digital port, three synchronisation outputs are provided:

pclk is the pixel clock output pin.

hsync is the horizontal synchronisation output signal. **vsync** is the vertical synchronisation output signal.

The **vsync**, **hsync** and **pclk** signals can be tri-stated by asserting a logic 0 on the **oe** pin or by writing a logic 0 to the *TriState* bit in the DVBUSCONFIG3 register. (see figure 41) The tristating of Vsync, Hsync, and Pclk can be overriden by setting the appropriate bit in the DVBUSCONFIG3 register.





Figure 41. hsync,vsync and pclk output circuit diagram

11.2 Pixel Clock Output Pin (pclk) (Master Mode)

The pixel clock output pin, **pclk**, is provided to act as a synchronisation reference for the pixel data appearing at the digital video out bus pins **d[9:0]**. This pin can be programmed to operate in two modes:

 In free running mode, (the PixClkMode bit of DVBUSCONFIG1 register is set to a logic 0), the pixel clock output pin, pclk, is always running with a fixed period. Pixel data appearing on the digital video bus d[9:0] are synchronized to a specified active edge of the clock as shown in Figure 42



b) pclk active edge positive (default)
invalid pixel data

Figure 42. pclk in Free Running Mode

 In data ready mode, (the PixClkMode bit of DVBUSCONFIG1 register is set to a logic 1), the pixel clock output pin pclk will produce a pulse with a specified level every time valid pixel data appears on the digital video bus d[9:0] as shown in Figure 43.




Figure 43. pclk in Data Ready Mode




By default the pixel clock is a free running active high (pixel data changes on the positive edge of the clock) with a period equal to the internal *hclk*. See section 6.3 for more **pclk** programming modes


11.3 Horizontal Synchronisation Output Pin (hsync)

The horizontal synchronisation output pin, **hsync**, is used as an indicator for row data. The **hsync** output pin can be programmed to operate in two modes as follows:

• Level mode should be used when the pixel clock, pclk, is programmed to operate in free running mode. In level mode the hsync output pin will go to the specified level (high or low) at the start of each row and remain at that level until the last pixel of that row is read out on d[9:0] as shown in Figure 44. The hsync level is always synchronized to the active edge of pclk. The hsync pin is put into level mode by setting the HsyncMode bit of the DVBUSCONFIG1 register to a logic 0. The active level of the hsync pulse is programmed using the HsyncPol bit of the DVBUSCONFIG1 register.




a) hsync programmed to be active high (default)



b) hsync programmed to be active low Figure 44. hsync in Level Mode

• Pulse mode should be used when the pixel clock, pclk, is programmed to operate in data ready mode. In pulse mode the hsync output pin will produce a pulse at the end of each row. The width of the pulse will be a minimum of four pclk cycles and its polarity can be programmed as shown in Figure 45. The hsync level is always synchronized to the active edge of pclk. The hsync pin is put into pulse mode by setting the HsyncMode bit of the DVBUSCONFIG1 register to a logic 1. The active level of the hsync pulse is programmed using the HsyncPol bit of the DVBUSCONFIG1 register.




b) hsync programmed to be active low Figure 45. hsync in Pulse Mode

By default the first pixel data at the beginning of each row is placed on the digital video bus as soon as **hsync** is activated. Furthermore, **hsync** is de-activated upon the placement of the last pixel of the current row on the digital video bus the digital video bus. It is possible to shift the start and end edges of the **hsync** signal by programming the *HsyncStart* parameter of the DVBUSCONFIGO register and the *HsyncEnd* parameter of the HSYNCADJUST register.

11.4 Vertical Synchronisation Pin (vsync)

The vertical synchronisation output pin, **vsync**, is used as an indicator for pixel data within a frame. The **vsync** output pin can be programmed to operate in two modes as follows:


• Level mode should be used when the pixel clock, pclk, is programmed to operate in free running mode. In level mode the vsync output pin will go to the specified level (high or low) at the start of each frame and remain at that level until the last pixel of the last row in the frame is placed on d[9:0] as shown in Figure 46. The hsync level is always synchronized to the active edge of pclk. The vsync pin is put into level mode by setting the VsyncMode bit of the DVBUSCONFIG1 register to a logic 0. The active level of the vsync is programmed using the VsyncPol bit of the DVBUSCONFIG1 register.



b) vsync programmed to be active low
 invalid pixel data

Figure 46. vsync in Level Mode


• Pulse mode should be used when the pixel clock, pclk, is programmed to operate in data ready mode. In pulse mode the vsync output pin will produce a pulse at the end of each frame. The width of the pulse will be a minimum of four hclk cycles and its polarity can be programmed as shown in Figure 47. The vsync level is always synchronized to the active edge of pclk. The vsync pin is put into pulse mode by setting the VsyncMode bit of the DVBUSCONFIG1 register to a logic 1. The active level of the vsync pulse is programmed using the VsyncPol bit of the DVBUSCONFIG1 register.




b) vsync programmed to be active low (default) invalid pixel data

Figure 47. vsync in pulse mode


By default the first pixel data at the beginning of each frame is placed on the digital video bus as soon as **vsync** is activated. Furthermore, **vsync** is de-activated upon the placement of the last pixel of the current frame on the digital video bus. It is possible to shift the start and end edges of the **vsync** signal by programming the *VsyncStart* parameter of the DVBUSCONFIGO register and the *VsyncEnd* parameter of the VSYNCADJUST register.





Programmable inter-frame delay Programmable inter-row delay

Figure 49. Example of Digital Video Port Timing in 2:1 Sub-sampling Mode



- Programmable hsync to 1st valid pixel delay
- Programmable inter-frame delay
- Programmable inter-row delay

Figure 50. Example of Digital Video Port Timing in 4:2 Sub-sampling Mode



Synchronisation Signals in Slave Mode

By default the sensor's digital video port's synchronisation signals are configured to operate in slave mode. In slave mode the integrated timing and control block will only start frame and row processing upon the receipt of triggers from an external source. Partial Frame integration is disabled in this mode.Only two synchronization signals are used in slave mode as follows:

hsync is the row trigger input signal. **vsync** is the frame trigger input signal.

Figure 51 shows the KAC-9648's digital video port in slave mode connected to a digital video processor master DVP.




Figure 51. KAC-9648 in slave mode

11.5 Row Trigger Input Pin (hsync)

The row trigger input pin, **hsync**, is used to trigger the processing of a given row. It must be activated for at least two **mclk** cycles. The first pixel data will appear at **d[9:0]** " X_{pclk} "periods after the assertion of the row trigger, were X_{pclk} is given by:

Where:

HAvrg is the HAvrg bit setting in the VSCAN register. BlkPixelEn

is the BlkPixelEn bit setting in the DVBUSCONFIG2 register

The polarity of the active level of the row trigger can be programmed using the HsynPol bit of the DVBUSCONFIG1 register. By default it is active high.

11.6 Frame Trigger Input Pin (vsync)

The frame trigger input pin, **vsync**, is used to reset the row address counter and prepare the array for row processing. It must be activated for at least two **mclk** cycles and at least for more than 20 **pclk** cycles after the activation of the last **hsync** of the previous frame as illustrated in Figure 53.

The polarity of the active level of the row trigger is programmable. By default it is active high.




Figure 52. hsync slave mode timing diagram for centred display window of 642 pixels




Figure 53. vsync slave mode timing diagram.



MEMORY MAP

ADDR	Register	Reset Value	Description	
00h	DEVID	48h	Device ID Register.	
01h	REV	Latest Silicon	Revision Register	
02h - 04h			Reserved	
05h	VCLKGEN	00h	Clock Generation Register	
06h	PWD&RST	00h	Power Down & Reset Register	
07h	I2CMODE	AAh	I ² C compatible Serial Interface Configuration Register	
08h			Reserved	
09h	OPCTRL	02h	Operation Control Register	
0Ah - 0Fh		00h	Reserved	
10h	VIDCONFIG	01h	Video Color Configuration Register	
11h	VSCAN	04h	Vertical Scan Configuration Register	
12			Reserved	
1 3h	HSCAN	04h	Horizontal Scan Configuration Register	
14h			Reserved	
15h	ITIMECONFIG	08h	Integration Time Configuration Register	
16h-18h			Reserved	
19h	WROWS	00h	Active Window Row Start Register	
1Ah	WROWE	80h	Active Window Row End Register	
1Bh	WROWLSB	23h	Active Window Row LSB Register	
1Ch	WCOLS	00h	Active Window Column End Register	
1Dh	WCOLE	A0h	Active Window Column Start Register	
1Eh	WCOLLSB	23h	Active Window Column LSB Register	
20h	FDELAYH	00h	Frame Delay High Register	
21h	FDELAYL	08h	Frame Delay Low Register	
22h	RDELAYH	00h	Row Delay High Register	
23h	RDELAYL	08h	Row Delay Low Register	
24h	ITIMEH	00h	Integration Time High Register	
25h	ITIMEL	00h	Integration Time Low Register	
26h - 2Fh			Reserved	
30h	SNAPMODE	07h	Snapshot Mode Configuration Register	
31h	SNAPITH	1Fh	Snapshot High Integration Time Register	
32h	SNAPITL	7Fh	Snapshot Low Integration Time Register	
33h - 3Fh			Reserved	
40h	BLKLEVCONFIG	07h	Black Level Compensation Register	
41h	BLKTARGET	10h	Black Level Target Register	
42h	PGA0	00h	Programmable Gain Amplifier, Channel 0	
43h	PGA1	00h	Programmable Gain Amplifier, Channel 1	
44h	PGA2	00h	Programmable Gain Amplifier, Channel 2	
45h	PGA3	00h	Programmable Gain Amplifier, Channel 3	
46h	OFFSET0	00h	Gain Channel 0 Offset Register	
47h	OFFSET1	00h	Gain Channel 1 Offset Register	
48h	OFFSET2	00h	Gain Channel 2 Offset Register	
49h	OFFSET3	00h	Gain Channel 3 Offset Register	
4Ah	CFAMAP	1Bh	Gain Color Map Register.	
4Bh- 4Fh			Reserved	



MEMORY MAP (continued)

ADDR	Register	Reset Value	Description
50h	VSYNCADUST	08h	Vsync Adjust Register
51h	HSYNCADUST	08h	Hsync Adjust Register
52h	DVBUSCONFIG0	00h	Digital Video Bus Configuration Register 0
53h	DVBUSCONFIG1	0Ch	Digtal Video Bus Configuration Register 1
54h	DVBUSCONFIG2	F0h	Digtal Video Bus Configuration Register 2
55h	DVBUSCONFIG3	00h	Digtal Video Bus Configuration Register 3
56h - 7Fh			Reserved
80h	INTREG1	00h	Sensor Initialization Register 1
81h - 82h			Reserved
83h	PIXELOFFSET	1Eh	Sensor's Pixel Offset Register
84h			Reserved
85h	POWCTRL	81h	Sensor's Power Down Control Register
86h - 87h			Reserved
88h	INTREG2	00h	Sensor Initialization Register 2



Register Set

The following section describes all available registers in the KAC-9648 register bank and their function.

Register Name Device ID
Address 00 Hex
Mnemonic DEVID
Type Read Only
Reset Value 48 Hex

Bit	Bit Symbol	Description
7:0	Devld	The sensor's device ID.

Register Name Silicon Revision

Address 01 Hex
Mnemonic REV
Type Read Only
Reset Value 09 Hex

Bit	Bit Symbol	Description
7:0	SiRev	The sensor's silicon revision.

Register Name Clock Generation Register

Address 05 Hex
Mnemonic VCLKGEN
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol		Description
7		Reserv	/ed.
2:1	HclkGen	the se	o divide the frequency of insors master clock input, and generate the senternal clock, hclk. ÷1(default) ÷2) ÷4 ÷6
0		Reserv	ved.

Register Name Power Down/Reset Register

Address 06 Hex
Mnemonic PWD&RST
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:2		Reserved.
1	SenReset	Set this self clearing bit to a logic 1 to reset the sensor.
0	PwDn	Set to a logic 1 to power down the chip. All internal clocks will be turned off in this mode.
		Set to a logic 0, (the default) to put the chip in power up mode.
		Refer to section 9.2 for information on the low power down sequence.

Register Name I²C Mode Register

Address 07 Hex
Mnemonic I2CMODE
Type Read/Write
Reset Value AA Hex.

Bit	Bit Symbol	Description
7:1	I2cDevAddr	Use to program the I ² C compatible device address. By default, the value is 55 hex.
0	AdvWr	Set to a logic 1 to activate the I ² C compatible serial interface's advance write option. In advance write mode, several addresses can be written to without the need to restart. Set to a logic 0, the default, to operate the I ² C compatible interface in standard write mode.

Register Name Operation Control Register

Address 09 Hex
Mnemonic OPCTRL
Type Read/Write
Reset Value 02 Hex.

Reset value 02 nex.		
Bit	Bit Symbol	Description
7:3		Reserved.
3	LowLight	Set to a logic 1 to configure the analog gain amplifiers to high gain mode for low light conditions.
		Set to a logic 0 (the default) to configure the analog gain amplifiers for normal light conditions.
2	MasterMode	Set to a logic 1 to configure the digital video port's synchronisation's signal to operate in master mode.
		Set to a logic 0 (the default) to configure the digital video port's synchronisation signals to operate in slave mode.
1		This bit is reserved for factory testing and must be set to a logic 1 at all times.
0	RstzSoft	Set this self clearing register to a logic 1 to reset all state machines contained in the inte- grated smart timing and control circuitry.



Register Name Video Configuration Register

Address 10 Hex
Mnemonic VIDCONFIG
Type Read/Write
Reset Value 01 Hex.

Bit	Bit Symbol	Description
7:1		Reserved.
0	Color	Set to a logic 1, (the default), to configure the sensor's smart timing and control circuit to operate in color mode. This bit always be set for color sensor.
		Set to a logic 0 to configure the sensor's smart timing and control circuit to operate in monochrome mode.

Register Name Vertical Scan Register

Address 11 Hex Mnemonic VSCAN

Type Read/Write (Double Buffered)

Reset Value 04 Hex.

Bit	Bit Symbol	Description
	Dit Cymber	
7:3		Reserved.
2	VscanDir	Set to a logic 1, (the default), to set the sensor's vertical scan direction to operate from top to bottom.
		Set to a logic 0, to set the sensor's vertical scan direction to operate from bottom to top.
1	VSub	Set to a logic 1 to enable vertical sub sampling.
		Set to a logic 0, (the default), to disable vertical sub sampling.
0	VAvrg	Set to a logic 1 to enable vertical averaging.
		Set to a logic 0, (the default) to disable vertical averaging.
		Note setting this bit to a logic 1 overrides the logic level of the <i>Vsub</i> bit, automatically enabling vertical sub-sampling.

Register Name Horizontal Scan Register

Address 13 Hex Mnemonic HSCAN

Type Read/Write (Double Buffered)

Reset Value 04 Hex.

Bit	Bit Symbol	Description
7:3		Reserved.
2	HscanDir	Set to a logic 1, (the default) to set the sensor's horizontal scan direction to operate from left to right. Set to a logic 0, to set the sen-
		sor's horizontal scan direction to operate from right to left.
1	HSub	Set to a logic 1 to enable horizontal sub sampling.
		Set to a logic 0, (the default), to disable horizontal sub sampling.
0	HAvrg	Set to a logic 1 to enable horizontal averaging.
		Set to a logic 0, (the default) to disable horizontal averaging.
		Note setting this bit to a logic 1 overrides the logic level of the <i>Hsub</i> bit, automatically enabling horizontal sub-sampling.

Register Name Integration Time Configuration Register

Address 15 Hex Mnemonic ITIMECONFIG

Type Read/Write (Double Buffered)

Reset Value 08 Hex.

Bit	Bit Symbol	Description
7:4		Reserved.
3	PrtFrmEn	Set to a logic 1, (the default), to turn on the Partial Frame Integration.
		Set to a logic 0, to turn off the partial Partial Frame Integration.
2:0		Reserved, should always be set to a logic 0.



Register Name Active Window Row Start Register

Address 19 Hex Mnemonic WROWS

Type Read/Write (Double Buffered)

Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	WStartRow [10:3]	Use to program the display window's start row address' MSBs. The LSBs can be programmed using the WROWLSB register.

Register Name Active Window Row End Register

Address 1A Hex Mnemonic WROWE

Type Read/Write (Double Buffered)

Reset Value 80 Hex.

Bit	Bit Symbol	Description
7:0	WEndRow [10:3]	Use to program the scan window's end row address' MSBs. The LSBs can be programmed using the WROWLSB register.

Register Name Active Window Row LSB Register

Address 1B Hex Mnemonic WROWLSB

Type Read/Write (Double Buffered)

Reset Value 23 Hex.

Bit	Bit Symbol	Description
7:6		Reserved
5:3	WStartRow [2:0]	Use to program the display window's start row address LSBs. The MSBs can be programmed using the WROWS register.
2:0	WEndRow [2:0]	Use to program the scan window's end row address's LSBs. The MSBs can be programmed using the WROWE register

Register Name Active Window Column Start Register

Address 1C Hex Mnemonic WCOLS

Type Read/Write (Double Buffered)

Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	WStartCol [10:3]	Use to program the display window's start column address' MSBs. The LSBs can be programmed using the WCOLLSB register.

Register Name Active Window Column End Register

Address 1D Hex Mnemonic WCOLE

Type Read/Write (Double Buffered)

Reset Value A0 Hex.

Bit	Bit Symbol	Description
7:0	WEndCol [10:3]	Use to program the scan window's end column address' MSBs. The LSBs can be programmed using the WCOLLSB register.

Register Name Active Window Column LSB Register

Address 1E Hex Mnemonic WCOLLSB

Type Read/Write (Double Buffered)

Reset Value 23 Hex.

Bit	Bit Symbol	Description
7:6		Reserved
5	WStartCol[2]	Use to program the display window's start column address' LSBs. The MSBs can be programmed using the WCOLS register.
		The two LSBs of the windows column start address WStart-Col[1:0] are internally hard wired to 0Hex.
4:3		Reserved
2:0	WEndCol[2:0]	Use to program the scan window's end column address' LSBs. The MSBs can be programmed using the WCOLE register.



Register Name Frame Delay High Register

Address 20 Hex Mnemonic FDELAYH

Type Read/Write (Double Buffered)

Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	Fdelay[14:7]	Use to program the MSBs of the frame delay. Note the max allowed frame delay is 32767.

Register Name Frame Delay Low Register

Address 21 Hex Mnemonic FDELAYL

Type Read/Write (Double Buffered)

Reset Value 08 Hex.

Bit	Bit Symbol	Description
7		Reserved.
6:0	Fdelay[6:0]	Use to program the LSBs of the frame delay. Note the max allowed frame delay is 32767

Register Name Row Delay High Register

Address 22 Hex Mnemonic RDELAYH

Type Read/Write (Double Buffered)

Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	Rdelay[12:5]	Use to program the MSBs of the row delay.

Register Name Row Delay Low Register

Address 23 Hex Mnemonic RDELAYL

Type Read/Write (Double Buffered)

Reset Value 08 Hex.

Bit	Bit Symbol	Description
7:5		Reserved.
4:0	Rdelay[4:0]	Use to program the LSBs of the row delay.

Register Name Integration Time High Register

Address 24 Hex Mnemonic ITIMEH

Type Read/Write (Double Buffered)

Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:4		Reserved
3:0	Itime[10:7]	Program to set the integration time of the array. The value programmed in the register is the number of rows ahead of the selected row to be reset. The maximum ITIME value is 1031.

Register Name Integration Time Low Register

Address 25 Hex Mnemonic ITIMEL

Type Read/Write (Double Buffered)

Reset Value 00 Hex.

Bit	Bit Symbol	Description
7		Reserved.
6:0	Itime[6:0]	Program to set the integration time of the array. The value programmed in the register is the number of rows ahead of the selected row to be reset.



Register Name Snapshot Mode Configuration Register

Address 30 Hex Mnemonic SNAPMODE

Type Read/Write (Double Buffered)

Reset Value 07 Hex.

Bit	Bit Symbol		Description
7:6		Reserv	ved.
5	SnapEnable	sensor mode.	a logic 1 to configure the to operate in snapshot Set to a logic zero (the to operate the sensor in mode.
4	Snapshot- Mode	operate pulse r sensor snapsh applied	a logic 1 (the default) to e the snapshot signal in mode. In pulse mode the will only carry out one not sequence per pulse d to the snapshot pin.
		snaps level m tinually as long	a logic 0 to operate the hot pin to level mode. In node the sensor will converned run snapshot sequences g as the snapshot pin is the active.
3	ShutterMode	externa	a logic 1 indicate that an al shutter will be used snapshot mode.
		indicat be car	a logic 0, (the default) to e that snapshot mode will ried out without the aid of ernal shutter.
2:0	SsFrames	Program to set the number of frames required before readout during a snapshot with no external shutter, (see Figure 30). By default these three bits are set to 111 resulting in eight frames before readout:	
		000	one frames
		001	two frames
		010	three frames
		011	four frames
		100	five frames
		101	six frames
		110	seven frames
		111	eight frames

Register Name Snapshot Integration Time MSB Register

Address 31 Hex Mnemonic SNAPITH

Type Read/Write (Double Buffered)

Reset Value 0F Hex.

Bit	Bit Symbol	Description
7:0	SnapIT[14:7]	Use to program the MSBs of the image capture time in snapshot mode, (see figure 30).
		Note: when SnaplT[14:0] is set to 0000Hex, although no extsync pulse will result, image data will be output.

Register Name Snapshot Integration Time LSB Register

Address 32 Hex Mnemonic SNAPITL

Type Read/Write (Double Buffered)

Reset Value 7F Hex.

Bit	Bit Symbol	Description
7		Reserved.
6:0	SnapIT[6:0]	Use to program the LSBs of the image capture time in snapshot mode, (see figure 30).
		Note if SnaplT[14:0] is set to 0000Hex, no extsync pulse will result, image data will be output.

Register Name Black Level Configuration Register

Address 40 Hex

Mnemonic BLKLEVCONFIG
Type Read/Write
Reset Value 07 Hex.

Bit	Bit Symbol	Description
7		Reserved.
3	BlkLevEn	Set to a logic 1 to disable the internal black level compensation circuit. Set to a logic 0, (the default) to enable the internal black level compensation circuit.
2:0	BlkRate	Use to adjust the rate at which the auto black level circuit converges to the programmed target, <i>BlkTarget</i> . See section 8.3 for more information.

Register Name Reference Black Level Register

Address 41 Hex
Mnemonic BLKTARGET
Type Read/Write
Reset Value 10 Hex.

Bit	Bit Symbol	Description
7:0	BlkRef	Use to program the target black level. See section 8.3 for more information.



Register Name PGA Channel 0 Register Address 42 Hex

Address 42 Hex
Mnemonic PGA0
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7		Reserved
6:0	PGA0	Use to program the analog gain of color channel 0. Max gain is 16dB of gain programmable in 128 steps of 0.125dB.

Register Name PGA Channel 1 Register

Address 43 Hex
Mnemonic PGA1
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7		Reserved
6:0	PGA1	Use to program the analog gain of color channel 1. Max gain is 16dB of gain programmable in 128 steps of 0.125dB.

Register Name PGA Channel 2 Register

Address 44 Hex
Mnemonic PGA2
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7		Reserved
6:0	PGA2	Use to program the analog gain of color channel 2. Max gain is 16dB of gain programmable in 128 steps of 0.125dB.

Register Name PGA Channel 3 Register

Address 45 Hex
Mnemonic PGA3
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7		Reserved
6:0	PGA3	Use to program the analog gain of color channel 3. Max gain is 16dB of gain programmable in 128 steps of 0.125dB.

Register Name Offset Channel 0 Register

Address 46 Hex
Mnemonic OFFSET0
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	Offset0	Use to manually set the black level for gain channel 0. See section 8.3 for more information.

Register Name Offset Channel 1 Register

Address 47 Hex
Mnemonic OFFSET1
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	Offset1	Use to manually set the black level for gain channel 1. See section 8.3 for more information.

Register Name Offset Channel 2 Register

Address 48 Hex
Mnemonic OFFFSET2
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	Offset2	Use to manually set the black level for gain channel 2. See section 8.3 for more information.

Register Name Offset Channel 3 Register

Address 49 Hex
Mnemonic OFFSET3
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description
7:0	Offset3	Use to manually set the black level for gain channel 3. See section 8.3 for more information.

Register Name Gain Color Map Register

Address 4A Hex
Mnemonic CFAMAP
Type Read/Write
Reset Value 1B Hex.

Bit	Bit Symbol	Description
7:6	ColorMap0	Use to program the color map for gain channel 0. See section 6.2 for more information. NOTE: For monochrome sensor set all register bits[7:0] to 0.
5:4	ColorMap1	Use to program the color map for gain channel 1. See section 6.2 for more information.
3:2	ColorMap2	Use to program the color map for gain channel 2. See section 6.2 for more information.
1:0	ColorMap3	Use to program the color map for gain channel 3. See section 6.2 for more information.



Register Name VSYNC Latency Register

Address 50 Hex

Mnemonic VSYNCADJUST Type Read/Write Reset Value 08 Hex.

Bit	Bit Symbol		Description
7:6		Reserved	i .
4:0	VsyncEnd	vsync sign for four p frame. In remain a	ult, in pulse mode the gnal will remain active clk periods after end of level mode vsync will ctive for the duration of e delay time.
		vsync s	djust the time that the ignal goes inactive in of pclk as follows:
		00000 00001 to 00111	Reserved
		01000	no adjustment, the default
		01001 to	+1 pclk clock
		11111	+24 pclk clocks

Register Name HSYNC Latency Register

Address 51 Hex

Mnemonic HSYNCADJUST
Type Read/Write
Reset Value 08 Hex.

Bit	Bit Symbol		Description
7:4		Reserved	i.
3:0	HsyncEnd	hsync si for four p each row will rema	alt, in pulse mode the gnal will remain active clk periods after end of the level mode hsync in active for the durage row delay time.
		hsync s	djust the time that the ignal goes inactive in of pclk as follows:
		0000 0001 to 0111	Reserved
		01000	no adjustment, the default
		1001	+1 pclk clock
		to	to
		1111	+8 pclk clocks

Register Name Synchronization Adjustment Register

Address 52 Hex

Mnemonic DVBUSCONFIG0
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol		Description
7:4	VsyncStart	By default, in pulse mode the vsync signal will remain active for four pclk periods after end of frame. In level mode vsync will remain active for the duration of the frame delay time.	
		vsync si	djust the time that the gnal goes active in mul- oclk as follows:
		0000 to 1111	0 pclk clocks to -15 pclk clock
3:0	HsyncStart	hsync si for four p row. In I remain a	ult, in pulse mode the ignal will remain active iclk periods after end of evel mode hsync will ctive for the duration of ielay time.
		hsync si	djust the time that the gnal goes active in mul- oclk as follows:
		0000 to 1111	0 pclk clocks to -15 pclk clock



Register Name Polarity Adjustment Register

Address 53 Hex

Mnemonic DVBUSCONFIG1
Type Read/Write
Reset Value 0C Hex.

Reset Value OC Hex.		
Bit	Bit Symbol	Description
7		Reserved
6	PixClkMode	Set the to a logic 1 to operate pclk to "data ready mode". Set to a logic 0, the default, to set pclk to "free running mode".
5	VsyncMode	Set to a logic 1 to operate the vsync pin to "pulse mode". Set to a logic 0, (the default) to operate the vsync signal to "level mode".
4	HsyncMode	Set to a logic 1 to operate the hsync signal to pulse for a minimum of four pixel clocks at the end of each row. Set to a logic 0, (the default) to force the hsync signal to a level indicating valid data within a row.
3	ExtSyncPol	Set to a logic 1, (the default), to set the active level of the extsync signal high. Set to a logic 0 to set the active level of the extsync signal low.
2	SnapShotPol	Set to a logic 1 to set the snap- shot pin to be active on the pos- itive edge. Set to a logic 0, (the default) to set the snapshot pin to be active on the negative edge.
1	VsyncPol	Assert to force the vsync signal to generate a logic 1 during a frame readout (Level Mode), or a negative pulse at the end of a frame readout (Pulse Mode). Clear (the default) to force the vsync signal to generate a logic 0 during a frame readout (Level Mode), or a positive pulse at the end of a frame readout (Pulse Mode).
0	HsyncPol	Assert to force the hsync signal to generate a logic 1 during a row readout (<i>Level Mode</i>), or a negative pulse at the end of a row readout (<i>Pulse Mode</i>). Clear (the default) to force the hsync signal to generate a logic 0 during a row readout (<i>Level Mode</i>), or a positive pulse at the end of a readout (<i>Pulse Mode</i>).

Register Name Video Output Adjustment Register

Address 54 Hex

Mnemonic DVBUSCONFIG2
Type Read/Write
Reset Value F0 Hex.

Bit	Bit Symbol	Description			
7	OutputEn	Set to a logic 0 to tri-state all output signals (data and control) on the digital video port. set to a logic 1, (the default) to enable all signals (data and control) on the digital video port.			
6	BlkPixelEn	Set to a logic 1, (the default) to read out the middle 8 black pixels at the start of every row. Set to a logic 0 to mask out the black pixel readout.			
5	PixClkPol	Set to a logic 1 to set the active edge of the pixel clock to negative. Set to a logic 0, (the default), to set the active edge of the clock to positive.			
4		Reserved			
3:0	Bshift[3:0]	Use to program the routing of the MSB output of the internal video A/D to a bit on the digital video bus.			
		0000 A/D[9:0] -> d[9:0]			
		0001 A/D[9:0] -> d[8:0],d[9]			
		0010 A/D [9:0] ->d[7:0],d[9:8]			
		0011 A/D [9:0] -> d[6:0],d[9:7]			
		0100 A/D [9:0] -> d[5:0],d[9:6]			
		0101 A/D[9:0] -> d[4:0],d[9:5]			
		0110 A/D [9:0] -> d[3:0],d[9:4]			
		0111 A/D [9:0] -> d[2:0],d[9:3] 1000 A/D [9:0] ->d[1:0].d[9:2]			
		1000 A/D [9:0] ->d[1:0],d[9:2] 1001 A/D [9:0] -> d[0],d[9:1]			
		1010 A/D [9:0] -> d[9:0]			



Register Name Video Output Tristate Adjustment Register

Address 55 Hex

Mnemonic DVBUSCONFIG3
Type Read/Write
Reset Value 00 Hex.

	P'' P'' 0 1 1 1 P 1 1 1				
Bit	Bit Symbol	Description			
7:5		Reserved			
4	Tristate	Digital output tristate. Set this bit to 1 to tristate all digital outputs. (vsync, hsync, pclk, data, external sync). Use can override this setting with independent override bits.			
3	VsOverride	Overrides tri-stating of Vsync port in master timing mode. To enable override, set bit to 1.			
2	HsOverride	Overrides tri-stating of Hsync port in master timing mode. To enable override, set bit to 1.			
1	PclkOveride	Overrides tri-stating of Pclk port in master timing mode. To enable override, set bit to 1.			
0	ExtSyncOver- ride	Overrides tri-stating of external sync port in master timing mode. To enable override, set bit to 1.			

Register Name Initialization Register 1

Address 80 Hex
Mnemonic INTREG1
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description			
7:0	PixCal	Write 5 Hex to enable the pixel offset calibration circuits.			
		Notes:			
		This register can only be accessed when the Int2 parameter in the INTREG2 register is set to 01Hex.			
		PixCal should be reset to 00Hex at the end of the pixel offset calibration procedure (see section 8.1 for more details).			

Register Name Pixel Offset Register

Address 83 Hex
Mnemonic PIXELOFFSET
Type Read/Write
Reset Value 1E Hex.

Bit	Bit Symbol	Description			
7:0	PixelOffset	Use to compensate for the sensors natural pixel offset. See section 8.1 for more details.			

Register Name Power Down Control Register

Address 85 Hex
Mnemonic POWCTRL
Type Read/Write
Reset Value 81 Hex.

TRESCRIPTION:		
Bit	Bit Symbol	Description
to mini		Write 82Hex before power down to minimize the sensor's power down current.
		Write 86Hex after power up from the power down mode to ensure correct operation of the sensor. This puts sensor in bandgap mode, where the references are generated by an internal bandgap.
		Write 81Hex after power up to set the part
		Refer to section 9.2 for more information.

Register Name Initialization Register 2


Address 88 Hex
Mnemonic INTREG2
Type Read/Write
Reset Value 00 Hex.

Bit	Bit Symbol	Description			
7:0	Int2	Write 1 Hex to activate the sensor's initialization registers			
		Write 0 Hex to disable the sensor's initialization registers.			
		Note this register is used for			
		the pixel array offset calibration (section 8.2) power/up and down of the array (section 9.2)			



Timing Information

1.0 DIGITAL VIDEO PORT MASTER MODE TIMING






Figure 56. Frame Delay Timing (With Inter Frame Delay).

Label	Descriptions	Min	Тур	Мах
t0	pclk period	83.33ns	45.45ns	37.04ns

t1	hsync inactive ^{1,2}	level mode pulse mode	(RN _{Hclk} - N _{pix} + <i>HsyncStart - HsyncEnd</i>) * Hclk (RN _{Hclk} - 4) * Hclk
t2	hsync active ^{1,2}	level mode pulse mode	(HsyncEnd - HsyncStart + N _{pix}) * Hclk 4 * Hclk
t3	first valid pixel data after	hsync active ⁴	t _{hstart *} Hclk
t5	vsync inactive ^{1,3}	level mode pulse mode	(F _{delay} * RN _{Hclk} + R _{opcycle} + R _{itime} + <i>VsyncStart</i> - <i>VsyncEnd</i>) * Hclk (FN _{Hclk} - 4) * Hclk
t6	vsync active ^{1,3}	level mode pulse mode	((VsyncEnd - VsyncStart) + (RN _{Hclk} * N _{rows})) * Hclk 4 * Hclk

- Note 1: 1. See section 6.4 for definitions of RN_{Hclk} , N_{pix} and FN_{Hclk}
- Note 2: 2. The values of HsyncStart and HsyncEnd are stored in the DVBUSCONFIG0 and HSYNCADJUST registers respectively.
- Note 3: 3. The values of VsyncStart and VsyncEnd are stored in the DVBUSCONFIG0 and VSYNCADJUST registers respectively.
- Note 4: 4. See register DVBUSCONFIG0 to set t_{hstart} (HsyncStart). These bits can move the start of Hsync up to 15 Pclk's before valid data is available.



Timing Information (continued)

2.0 DIGITAL VIDEO PORT SLAVE MODE TIMING




Figure 57. Slave Mode Row Trigger and Readout Timing




Figure 58. Slave Mode d[9:0], hsync & vsync to pclk Timing




Figure 59. Rising Edge of mclk to Valid Pixel Data

The following specifications apply for all supply pins = ± 3.0 V & C_L = 10pF unless otherwise noted.

Label	Descriptions	Min	Тур	Max
t1	Pulse width of row trigger	2 * mclk		
t2	First pixel out after rising edge of row trigger ¹		X _{pclk}	
t3	Minimum time between row triggers ²	RN _{Hclk} * Hclk		
t4	Time to assert next frame trigger after last row trigger in current frame.	20 * Hclk		
t5	Pulse width of Frame trigger	2 * mclk		
t6	Time to valid pixel data after rising edge of mclk		44ns	

- 1. See section 11.5 for definition of X_{pclk}
- 2. See section 6.4 for definition of RN_{Hclk}



Timing Information (continued)

3.0 DIGITAL VIDEO PORT SINGLE FRAME CAPTURE (SNAPSHOT MODE) TIMING




Figure 60. Snapshot Mode Timing With External Shutter




Figure 61. Snapshot Timing Without External Shutter

Label	Descriptions	Equation	
t1	Minimum Snapshot Trigger Pulse Width	2 * mclk (see	e notes a & b)
t2	Minimum time from Snapshot Pulse to extsync	FN _{Hclk} (see	notes a & b)
t3	Array Integration Time	FN _{Hclk} (see	notes a & b)
t4	Pixel Read Out	FN _{Hclk} (s	ee notes a & b)


Note a: See Frame Rate Programming section for more details

Note b: See Snapshot Mode for more details



Timing Information (continued)

4.0 SERIAL BUS TIMING



(1) Rising edge of the first **sclk** pulse after an acknowledge bit.


Figure 62. I²C Compatible Serial Bus Timing.

The following specifications apply for all supply pins = +3.3V, C_L = 10pF, and sclk = 400KHz unless otherwise noted. **Boldface limits** apply for **TA** = **T**_{MIN} to **T**_{MAX}: all other limits T_A = 25°C (Note 7)

PARAMETER	SYMBOL	MIN	MAX	UNIT
sclk clock frequency	f _{SCLH}	0	400	KHz
Set-up time (repeated) START condition	t _{SU;STA}	0.6	-	μS
Hold time (repeated) START condition	t _{HD;STA}	0.6	-	μS
LOW period of the sclk clock	t _{LOW}	1.3	-	μS
HIGH period of the sclk clock	t _{HIGH}	0.6	-	μS
Data set-up time	t _{SU;DAT}	180	-	nS
Data hold time	t _{HD;DAT}	0	0.9	μS
Set-up time for STOP condition	t _{SU;STO}	0.6		μS
Capacitive load for and sclk lines	C _b		400	pF




Mechanical Information



Dimension	Description	min (mm)	typ (mm)	max (mm)
А	Distance from top of die to bottom of cavity	0.788	0.820	0.852
В	Top of die to top of glass lid	0.690	0.970	1.250
С	Bottom of glass to top die	0.250	0.420	0.590
D	Max total thickness of chip			2.580
E	Thickness of lid	0.530	0.640	0.750
F	X-Coordinate of optical center (nom)		7.110	
G	Y-Coordinate of optical center (nom)		8.100	
н	X-Dimension of Package	14.090	14.220	14.520
К	Y-Dimension of Package	14.090	14.220	14.520

Package Information



*Refer to Mechanical Information on Page 39 for information on optical center