

Figure 5.01 A schematic diagram of the architecture of a simple CPU

CPU




Figure 5.02 A schematic diagram of the system bus

System bus

Parallel transmission device

Address bus

Carry memory addresses  
One way(cpu to memory)

Data bus

Carry data

- value
- address
- instruction

Bus width same as word width

Word

Certain number of bytes  
Defined in every system

Control bus

Carry signal from control unit to any component  
Carry timing signals to ensure read/write at the same time

USB

Allow connection of peripheral devices

Fetch and execute




Figure 5.03 Flowchart for the fetch, decode and execute cycle

Register transfer

MAR ← [PC]  
PC ← [PC] + 1; MDR ← [[MAR]]  
CIR ← [MDR]

Interrupt handling

Interrupt is detected in each cycle  
Interrupt handling program(interruption service routine is called)  
When interruption is handled, the program resume