

IITB_Proc

CS 226 Project Design Report

Aakriti

190050002

Abhinav Gupta

190050003

Sambit Behera

190050104

Tulip Pandey

190050125

AIM

The aim of this project is to use VHDL to implement a multi-cycle processor which is an 8-register, 16-bit computer system which uses point-to-point communication infrastructure (for e.g. A 16-bit very simple computer developed for the teaching purpose).

The IITB-Proc is general enough to solve complex problems. The architecture allows predicated instruction execution and multiple load and store execution. There are three machine-code instruction formats (R, I, and J type) and a total of 14 instructions.

RType Instruction format

Opcode (4 bit)	Register A (RA) (3 bit)	Register B (RB) (3-bit)	Register C (RC) (3-bit)	Unused (1 bit)	Condition (CZ) (2 bit)
-------------------	-------------------------------	-------------------------------	-------------------------------	-------------------	---------------------------


I Type Instruction format

Opcode (4 bit)	Register A (RA) (3 bit)	Register C (RC) (3-bit)	Immediate (6 bits signed)
-------------------	-------------------------------	-------------------------------	------------------------------

JType Instruction format

Opcode (4 bit)	Register A (RA) (3 bit)	Immediate (9 bits signed)
-------------------	-------------------------------	------------------------------

Arithmetic Logic Unit (ALU)




Glossary :-

alu-op :- 0 if SUM, 1 if NAND

M₄ :- 16 bit 4x1 mux to choose In₁

M₅ :- 16 bit 5x1 mux to choose In₂

Memory



Glossary

Ain:— Address to be read from or written to

Din:— Data to be written

Dout:— Read out data

M_1 :— 2x1 16 bit mux selecting reading of instruction or loading of data


D_1 :— 1x4 16 bit demux directing Dout to Instruction / t₅ / bg - 16
depending on value of C-d₁.

mem-wr:— 1 if writing to memory, else 0

mem-nd:— 1 if reading from memory, else 0

M_3 :— 2x1 16 bit mux selecting reading of

Register File



Glossary :-

A_1 :- first address to read from

A_2 :- second address to read from

A_3 :- address to write in

D :- data to be written

D_1 :- content of register at address A_1

D_2 :- content of register at address A_2




M_2 :- 3 bit 4x1 mux to choose A_2 using $c-m_2$

M_g :- 16 bit 4x1 mux to choose D using $c-m_g$

wrf_{\cdot} :- controls writing into the register file

M_7 :- 3 bit 4x1 mux to choose A_2 using $c-m_7$


T₁, T₂, T₃ :- diff register



Glossary :-

diff-register :- D Flip Flop Register


PC Controller :- dff-register




Glossary

M₈:- 16 bit 2x1 mux to choose one value for PC out of
alu-out & t₂-out (otherwise) (JLR)

IR Controller :- dff-register



Signed Extender



Glossary



SE_7 :- signed extender that extends 9 bits to 16 bits

SE_{10} :- signed extender that extends 6 bits to 16 bits

S-type :- 1 if instruction is JAL, else 0 to switch b/w signed extension and MSB placement.

M_6 :- 2x1 16 bit mux that chooses SE_7 or SE_{10} based on C- m_6 .


D-Flip Flops :- C, Z



Glossary:-

M_{13} :- 1 bit 2×1 mux to choose if z -out (Z flag) is equal to value of $is-t_2-0$ (LW case) or $almost-z$ (otherwise)

STATE DIAGRAM



INSTRUCTION :

ADD : 00-00 RA RB RC O 00

NDU : 00-10 RA RB RC O 00

FSM path: $s_0 \xrightarrow{\leftarrow} s_1 \rightarrow s_5 \rightarrow s_6 \rightarrow s_{10}$

s_0 : Read instruction from memory (mem-rd=1)

s_1 : Read content of RA into t_1 , and RB into t_2

($c-t_1=1$, $c-t_2=1$, $c-m_{10}=1$, $c-m_{11}=01$,
 $c-m_2=0$)

s_5 : Add/Nand t_1 and t_2 in ALU and store in t_3

($c_alu=0/1$, $c-m_4=00$, $c-m_5=00$, $c-m_6=0$)

s_6 : Read the value of t_3 into RF at RC

($c_rf=1$, $c-m_7=10$, $c-m_9=01$)

s_{10} : Add 1 to current PC value and store in PC

($c-m_4=10$, $c-m_5=10$, $c-m_8=0$, $c_pc=1$,
 $c_alu=0$)

INSTRUCTION :

ADC - 00-00 RA RB RC O 00

NDC 00-10 RA RB RC O 10

FSM path $\leftarrow s_0 \xrightarrow{\leftarrow} s_1 \rightarrow s_5 \rightarrow s_6 \rightarrow s_{10}$

s_0 - Read instructions from memory (mem-rd=1)

s_1 - Read content of RA into t_1 , and RB into t_2

($c-t_1=1$, $c-t_2=1$, $c-m_{10}=1$, $c-m_{11}=01$, $c-m_2=0$)

s_5 - Add/nand t_1 and t_2 and store in t_3 if C flag is set 1

($c_c=1/0$, $c-m_4=00$, $c-m_5=00$, $c-m_{12}=0$)

($c_z=1$, $c_alu=0/1$)

s_6 - Read the value of t_3 into RC ($c_rf=1$, $c-m_3=10$, $c-m_9=0$)

S_{10} : Add 1 to current PC value and store in PC

$$(c_alu=0, c_m_4=10, c_m_5=10, c_m_8=0, \\ c_PC=1)$$

INSTRUCTION:

ADZ	00-00	RA	RB	RC	0	01
NDZ	00-10	RA	RB	RC	0	01

FSM Path: $S_0 \xrightarrow{ } S_1 \rightarrow S_5 \rightarrow S_6 \rightarrow S_{10}$

S_0 : Read instructions from memory ($mem_rd=1$)

S_1 : Read the content of RA into t_1 and RB into t_2
($c_t_1=1, c_t_2=1, c_m_{10}=1, c_m_{11}=01, c_m_2=0$)

S_5 : Add/Nand t_1 and t_2 and store in t_3 if Z flag is set 1.
($c_C=1/0, c_m_4=00, c_m_5=00, c_m_{12}=0, \\ c_Z=\underline{\text{1}}, c_ALU=0/1$)

S_6 : Read the value of t_3 into RC ($c_zf=1, c_m_7=10, \\ c_m_9=01$)

S_{10} : Add 1 to current PC value and store in PC

$$(c_alu=0, c_m_4=10, c_m_5=10, c_m_8=0, c_PC=1)$$

INSTRUCTION

ADI : 00-01 RA RB 6-bit immediate

FSM path - $S_0 \xrightarrow{ } S_1 \rightarrow S_5 \rightarrow S_6 \rightarrow S_{10}$

S_0 : Read instructions from memory ($mem_rd=1$)

S_1 : Read the content of RA into t_1 and RB into t_2
($c_t_1=1, c_t_2=1, c_m_{10}=1, c_m_{11}=01, \\ c_m_2=0$)

S_5 : Adds t_1 and t_2 and stores value in t_3

$$(c_C=1, c_Z=1, c_m_4=00, c_m_5=01, c_m_{12}=0) \\ c_alu=0, c_t_3=1$$

S_6 : Read the value of t_3 into register B ($c_zf=1, c_m_7=00, \\ c_m_9=01$)

S_{10} : Add 1 to current PC and store in PC ($c_alu=0, c_m_4=10, c_m_5=10, \\ c_m_8=0$)

INSTRUCTION :

LH

00-11

RA

9 bit immediate

FSM path :



S₀ : Read instruction from memory (mem- $\Rightarrow d = 1$)

S₁ : ① Read content from RA into t₁, and use sign extender to extend the 9 bits, and store in t₃
 $(c-t_1=1, c-m_2=0, c-m_{10}=1, c-m_{11}=0, c-m_{12}=1,$
 $c-m_6=0, c-\text{sext}^9=1)$

S₆ : Load value in t₃ into RA
 $(c-m_7=00, c-m_9=01, c-\text{zf}=1)$

S₁₀ : Add 1 to PC and store in PC
 $(c-m_4=10, c-PC=1, c-\text{alu}=0, c-m_5=10,$
 $c-m_8=0)$

Instruction: LW 01-00 RA RB 6 bit immediate

FSM path : S₀ → S₁ → S₂ → S₆ → S₁₀

S₀ : Read instruction from memory (mem- $\Rightarrow d = 1$)

S₁ : Read content from RA into t₁ and RB into t₂ and 6 bit immediate into t₃
 $(c-t_1=1, c-t_2=1, c-m_2=0, c-m_{10}=1, c-m_{11}=0,$
 $c-t_3=1, c-m_{12}=1)$

S₂ : Add t₂ and t₃ and read the memory from the address and store in t₂
 $(c-\text{alu}=0, c-m_4=01, c-m_5=01, c-m_1=1, c-t_2=1,$
 $c-m_{11}=10)$

S₆ : Read the value of t₂ into register file in RA, and change Z flag
 $(c-m_7=00, c-m_9=00, c-z=1, c-m_{13}=1)$

S₁₀ : Add 1 to PC and store in PC

$(c-\text{alu}=0, c-m_4=10, c-m_5=10, c-PC=1,$
 $\underline{c-m_8=0})$

Instruction

SW : 01-01 RA RB 6 bit immediate

FSM path = $S_0 \rightarrow S_1 \rightarrow S_3 \rightarrow S_{10}$

S_0 : Read instruction from memory (mem- $\Rightarrow d=1$)

S_1 : Read content of RA into t_1 , and RB into t_2
and use sign extender on 6 bit immediate and store t_3
($C-t_1=1, C-t_2=1, C-t_3=1, C-m_6=1, C-sext_9=0$)

S_3 : Add t_3 and t_2 and write RA into that memory
address ($C-m_4=01, C-m_5=01, mem-wr=1, C-m_1=1,$
 $C-alu=0, C-m_3=0$)

S_{10} : Add 1 to PC and store in PC
($C-alu=0, C-m_4=10, C-m_5=10,$
 $C-PC=1, C-m_8=0$)

Instruction LA = 01-10 RA
 $S_0 \rightarrow$ Read FSM path = $S_0 \rightarrow S_1 \rightarrow S_8 \xrightarrow{\text{addition}} S_4 \xrightarrow{\text{selection}} S_{10}$

S_0 : Read instruction from memory (mem- $\Rightarrow d=1$)

S_1 : t_1 stores the memory address and t_2 is set to 0

($C-t_1=1, C-m_{11}=11$)

S_8 : Add t_1 and t_2 and read memory from the resulting
address and load the corresponding register
($C-\alpha f=1, C-m_4=00, C-m_5=00, C-m_1=1, C-m_9=10$)

S_4 : Increment t_2 's value and return to S_8 if
 $t_2 < 7$, else go to ~~S_8~~ S_{10}

($C-m_4=801, C-m_5=10, C-alu=0, C-t_2, C-m_{11}=00$)

S_{10} : Add 1 to PC and store in PC

($C-alu=0, C-m_4=10, C-m_5=10, C-PC=1,$
 $C-m_8=0$)

Instruction:

SA : 01 - 11 RA

FSM path: $S_0 \xrightarrow{ } S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_{10}$

S_0 : Read instruction from memory (mem-rd=1)

S_1 : t_1 stores address of initial R_0 and t_2 is set to 0
 $(C-m_{11}=11, C-t_1=1, C-t_2=1)$

S_2 : Add t_1 and t_2 and write into memory

S_2 : Read value from RF into $t_2 + t_1$ and write into memory
 $(C-m_2=1, C-m_4=00, C-m_5=00, 0 \text{ mem-wr}=1, C-m_1=1,$
 $C-m_3=1)$

S_3 : Increment t_2 and move to S_2 if $t_2 < 7$, else move to S_{10}
 $(C-m_4=01, C-m_5=10, C-t_2=1, C-m_{11}=00)$
 $C-alu=0$

S_{10} : Increment PC by 1 and update it

$(C-alu=0, C-m_4=10, C-m_5=10, C-m_8=0,$
 $C+PC=1)$

Instruction:

BEO : 11-00 RA RB 6 bit immediate

FSM path: $S_0 \xrightarrow{ } S_1 \rightarrow S_{10}$

S_0 : Read instruction from memory (mem-rd=1)

S_1 : Read content from RA into t_1 and RB into t_2

$(C-t_1=1, C-t_2=1, C-m_2=0, C-m_{10}=1,$
 $C-m_{11}=01, C-m_{12}=1)$

S_{10} : If $t_1 = t_2$, increment PC by 1mm, else by 1

$(C-m_4=10, C-PC=1, C-m_5=01 / 10, C-m_8=0)$

Instruction

JAL : 10-00 RA a bit immediate offset

FSM path : $S_0 \xrightarrow{\quad} S_1 \xrightarrow{\quad} S_{10}$

S_0 : Read instruction from memory (mem- $\times d = 1$)

S_1 : Write value of PC into RA in register file
($c_rf = 1, c_m_6 = 0, c_m_7 = 00, c_m_8 = 11$)

S_{10} : Increment PC by Imm and update PC

($c_m_4 = 10, c_m_5 = 01, c_PC = 1, c_m_8 = 0$)

Instruction :

JLR : 10-01 RA RB 000-000


FSM path : $S_0 \xrightarrow{\quad} S_1 \xrightarrow{\quad} S_{10}$

S_0 : Read instruction from memory (mem- $\times d = 1$)

S_1 : Store the value of PC in RA in reg. file, t_1, t_2 have RA and RB values
($c_rf = 1, c_m_7 = 00, c_m_8 = 11$)

S_{10} : Modify the value of PC to value in RB and update

($c_m_4 = 10, c_m_5 = 10, c_alu = 0, c_m_8 = 1$)



Date: May 23, 2021

Project: IITB_Proc

