

Arithmetic Circuits

Adders ✓

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

CS-226: Digital Logic Design



Lecture 17-B: 08 March 2021

CADSL


Half-Adder Adds two Bits

“half” because it has no carry input

- Adding two bits:

a	b	$a + b$
0	0	00
0	1	01
1	0	01
1	1	10

carry sum
 $a \cdot b$ $\bar{a} \cdot b + a \cdot \bar{b}$
 $a \oplus b$



Full Adder: Include Carry Input

a	b	c	$s = a + b + c$	
			Decimal value	Binary value
0	0	0	0	00
0	0	1	1	01
0	1	0	1	01
0	1	1	2	10
1	0	0	1	01
1	0	1	2	10
1	1	0	2	10
1	1	1	3	11


CARRY

SUM


CADSL



Full-Adder Adds Three Bits




32-bit Ripple-Carry Adder



4-bit Ripple-Carry Binary Adder

Delay

- A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



$A \rightarrow A_{0\>3}$ as a full adder

$$\underline{\underline{Area}} = 4A$$

$$225\mu\text{m}^2 = \underline{\underline{32A}}$$




How Fast is Ripple-Carry Adder?

- Longest delay path (critical path) runs from (a_0, b_0) to **sum31/C32**
- Suppose delay of full-adder is 100ps
- Critical path delay = $\underline{\underline{3,200\text{ps}}}$
- Must use more efficient ways to handle carry



Carry Propagation & Delay

- Propagation delay:
 - Carry must ripple from LSB to MSB.
- The gate-level propagation path for a 4-bit ripple carry adder of the last example:



- Too slow for many bits (e.g. 32 or 64)

Carry Propagation & Delay

CMOS $\xrightarrow{\text{delay}}$ $\begin{cases} \text{AND} = N \\ \text{OR} = \bar{N} \\ \text{XOR} = 2N \end{cases}$ $\begin{array}{l} 2 \text{ input AND} = 2 \\ 2 \text{ i/p OR} = 2 \\ 2 \text{ i/p XOR} = 4 \end{array}$

$\xrightarrow{\text{XOR}}$ $4 + 2+2 + 2+2 + 2+2 + 4$
 \downarrow
AND OR

$\frac{2 \times 4}{2+2=20}$ $\xrightarrow{\text{XOR}}$ $\frac{8+4 \times 3}{8+4(n-1)}$ Generalise.

32 bit $8+4 \times 31 = 8+124 = 132$ delay.
1 unit = 10ps $\Rightarrow 132 \times 10\text{ps} = \underline{1.32 \text{ ns}}$



Carry Propagation & Delay

$$\text{64 bit} \quad \overbrace{\delta + 4(n-1)}^{\text{delay } n \text{ bit adder}} \quad \delta + 4 \times 63 = \delta + 252 = \underline{\underline{260 \text{ unit}}}$$

delay n bit adder $\propto \underline{\underline{n}}$

If I want to compute addition in 1 ns
then

Can I compute 32 bit addrs?

NO - 1.32 ns X

16 bit

64 ~~32~~ bit Adders - Common




Ripple Carry Adder


- Easy to create
 - Good hierarchy ✓
 - Tileable structures ✓
- Small hardware ✓ n Full Adders
- Slow! delay $\propto n$ (# bits)
 - Design is limited by the delays in propagating carry through all of the bitwise additions
 - The output bit at position m is not valid until after the carry out of the $m-1$ position is ready




Adder



Subtraction





Adder/Subtractor circuit





FAST ADDERS

✓




Faster Addition ✓

- For big adders, the carry-chain is very long
- Separate the carry chain and sum logic
- Partial Full Adders
 - Contain only the sum part of a FA




Carry Lookahead

- Given Stage i from a Full Adder, we know that there will be a carry generated when $A_i = B_i = "1"$, whether or not there is a carry-in.
- Alternately, there will be a carry propagated if the "half-sum" is "1" and a carry-in, C_i occurs.
- These two signal conditions are called *generate*, denoted as G_i , and *propagate*, denoted as P_i respectively and are identified in the circuit:



Reassembling RCA Using PFAs

- Can create ripple-carry adder with PFAs
 - G: Generates a carry at this position
 - P: Propagates a carry through this position



Carry Lookahead (continued)

- In the ripple carry adder:
 - G_i , P_i , and S_i are local to each cell of the adder
 - C_i is also local each cell
- In the carry lookahead adder, in order to reduce the length of the carry chain, C_i is changed to a more global function spanning multiple cells
- Defining the equations for the Full Adder in term of the P_i and G_i :

$$P_i = \underline{A_i} \oplus \underline{B_i}$$

$$\underline{S_i} = P_i \oplus \underline{C_i}$$

$$G_i = \underline{A_i} \underline{B_i}$$

local carry generation

$$C_{i+1} = G_i + \underline{P_i} C_i$$

carry propagation



Carry Lookahead Development

- Flatten equations for carry using G_i and P_i terms for less significant bits

- Beginning at the cell 0 with carry in C_0 :

$$\rightarrow C_1 = G_0 + P_0 C_0$$

$$P_0 = \underline{\underline{A_0 + B_0}}$$

$$\begin{aligned}G_0 &= A_0 B_0 \\P_0 &= \underline{\underline{A_0 + B_0}} \\C_1 &= G_0 + P_0 C_0\end{aligned}$$

$$\begin{aligned}C_2 &= \underline{\underline{G_1 + P_1 C_1}} \\&\rightarrow C_2 = \underline{\underline{G_1 + P_1 C_1}} = \underline{\underline{G_1}} + \underline{\underline{P_1(G_0 + P_0 C_0)}} \\&= \underline{\underline{G_1}} + \underline{\underline{P_1 G_0}} + \underline{\underline{P_1 P_0 C_0}}\end{aligned}$$

$$C_{i+1} = \underline{\underline{G_i + P_i C_i}}$$

$$\begin{aligned}G_1 &= A_1 B_1 \\P_1 &= \underline{\underline{A_1 + B_1}} \\A_1 B_1 &-\end{aligned}$$



Carry Lookahead Development

$$C_2 = A_2 \cdot B_2 \quad P_2 = \underline{A_2 \oplus B_2} \quad \text{or} \quad \underline{A_2 + B_2}$$

$C_3 = G_2 + P_2 C_2 = G_2 + P_2(G_1 + P_1 G_0 + P_1 P_0 C_0)$

$$= G_2 + \underbrace{P_2 G_1}_{\text{2 logic level}} + \underbrace{P_2 P_1 G_0}_{\text{2 logic level}} + \underbrace{P_2 P_1 P_0 C_0}_{\text{2 logic level}}$$

✓

$$C_4 = G_3 + P_3 C_3 = G_3 + \underbrace{P_3 G_2}_{\text{2 logic level}} + \underbrace{P_3 P_2 G_1}_{\text{2 logic level}} + \underbrace{P_3 P_2 P_1 G_0}_{\text{3 logic level}} + P_3 P_2 P_1 P_0 C_0$$




Carry Lookahead Adder

$C_4 =$

$$G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 G_0$$

$$S_3 = \overline{G_3 \oplus C_3}$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 G_0$$



Carry Lookahead Adder

q_i

$$\xrightarrow{\text{First XOR}} 4 + \underbrace{4+4}_{\text{n bit}} + 4 \xrightarrow{\text{XOR}} = \underline{16 \text{ unit}}$$

4 bit

$$\underbrace{4 + n + n + 4}_{= 8 + 2n}$$

$$= 8 + 2 \times 32$$

$$= 8 + 2 \times 32 = \underline{8 + 64} = \underline{72}$$

$$1 \text{ unit} = 10 \text{ ps}$$

$$\text{dday} = 72 \times 10 = 720 \text{ ps} = .72 \text{ ns}$$



$$\text{delay} = \underline{\delta + 2n}$$

(carry look ahead)
CLA

$$\text{delay} = \underline{\delta + 4(n-1)}$$

(Ripple Carry Adder)

$$\text{delay} \propto \underline{n}$$

$n = \# \text{bits}$
Scalability

Old TTL (BJT) - simplistic assumptions
delay = const

$$\text{delay} = 4 \times \underbrace{\text{delay of a level}}_K$$

$\approx 4K$

constant



Carry look ahead

Very expensive in area. ✓

little efficient in performance



Carry Look-Ahead Adder

- As usual, can trade area/power for speed
 - Multi-level logic (ripple carry) reduces area
 - Flattening carry logic increases speed
- Sometimes called CLA



Thank You

