

Computing System Design

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

CS-226: Digital Logic Design



Lecture 30: 17 April 2021


CADSL

Instruction Set Architecture

- Instruction set architecture is the **structure of a computer** that a **machine language programmer must understand** to write a correct (timing independent) program for that machine.
- The instruction set architecture is also the **machine description** that a hardware designer must understand to design a correct implementation of the computer.




Instruction



Memory +
internal
programmer
visible register


- Arithmetic / logical
- Memory Communicat.
- Control flow change



Instruction



Register \Rightarrow 8 registers
↑
3 bits to address



①

Arithmetic & logical

operands & Dest
Registers

16 bit

OPERATION	OPR1	OPR2	DES.
-----------	------	------	------

ADD R_1, R_2, R_3

AND R_1, R_2, R_3

$$R_3 = R_1 + R_2$$

$$R_3 = R_1 \& R_2$$

⑩

10 operation
4 bit / log¹⁶



LW

Load reg, memory loc.

(A)(a.)




\uparrow Base + displacement

Load $R_1, (R_2)D$

OPERATION	Base Reg	Dest	offset
	R_2	R_1	0

reg

Ref



Store $R_1, (R_2), D$


OPERATION	Base Reg	Dest	SOURCE
	R_2	R_1	0

$M(R_2+0) \leftarrow R_1$



Branch

Unconditional




$$\rightarrow PC = PC + \underline{2} \times 2$$

—

100 + 10 × 2


For Conditional branch if $L_C == j$ then




If $(R_1 == R_2)$ then
 $PC = PC + y \times 2$
else
 $PC = PC + 2$




AL




Load



Store




J






BEQ.








Arithmetic Logic Unit




Arithmetic Logic Unit




Arithmetic Logic Unit




Arithmetic Logic Unit




Arithmetic Logic Unit




Instruction



Instruction



Instruction



Instruction

AL Instruction

ADD R₁, R₂, R₃

- ① Bring instruction from memory
(PC) ← S1
- ② Understand instruction

OPERATION	OPR1	OPR2	DEST	---
4	3	3	3	


 ← S2
- ③ Read operand1 & operand 2 ← S3
- ④ Complete the instruction (Addition Oper.) ← S4
- ⑤ Write the result in R-Dest. reg ← S5
- ⑥ Update PC ← PC = PC + 2 ← S6



Instruction

✓ ✓

$s_1 \rightarrow s_2 \rightarrow s_3 \rightarrow s_4 \rightarrow s_5$



State machine

(TASK)

S1

PC \rightarrow Mem-Add


Mem-Data → is

$p \subset \rightarrow \text{alu-A}$


+2 → alu-B

$\text{Alu-C} \rightarrow \text{PC}$



- MR
 - PCW
 - iYH
 - alu-
add



Instruction




~~mask~~
~~(S₂) S₁~~ → S₁'



Instruction

~~S3~~ S4 (Execute instruction)





Instruction

OP | OPE1 | OPR2 | Dst |
barbe

55


Update the stcLé ✓



$S_1 \rightarrow S'_2 \rightarrow S_4 \rightarrow S_5 -$



Instruction



Arithmetic & logical



Instruction

Load Instruction

OPERATION	Base	Dest	Offset
15 ✓ 12 !! ✓ ? 8	✓ 6 5	✓ 5	✓ 6



OPERATIONS

- ① Read instruction from memory (PC) & update PC.
- ② Understand and read the base address of memory
- ③ Compute the address of memory (Base add + offset)
- ④ Read memory
- ⑤ Wait update the reg.





Instruction

SG



Instruction


SF



Instruction

SD

Compute the address of memory





Instruction

Sg

Memory Read.



Data xf:

control.



Instruction


S_{10} Update RF




Instruction

[contd]

$S_6 \rightarrow S_7 + S_8 \rightarrow S_9 \rightarrow S_{10}$ ✓



Instruction



Instruction

A[i]

Base + Index

for (i=0 ; i<100 ; i++)

A[i] = A[i] + S[i]

(x1)-2

The diagram illustrates the computation of $A[i]$. It shows $A[i]$ as a sum of two terms: $A[i]$ and $S[i]$. Both $A[i]$ and $S[i]$ are circled. Arrows point from these circled terms to a large oval labeled "Base + Index". The oval "Base + Index" has a double underline and an arrow pointing to it from the term $A[i]$.



Thank You

