

# Computing System Design

---

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)

*CS-226: Digital Logic Design*

---



*Lecture 31: 19 April 2021*

**CADSL**

# Instruction Set Architecture


---

- Instruction set architecture is the **structure of a computer** that a **machine language programmer** must understand to write a correct (timing independent) program for that machine.
- The instruction set architecture is also the **machine description** that a hardware designer must understand to design a correct implementation of the computer.




# Instruction


---




✓  
AL




Load



Store




J




BEQ.





# Datapath Components



# Instruction

AL Instruction

ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

- ① Bring instruction from memory  
(PC) ← S1
- ② Understand instruction  

OPERATION	OPR1 / OPR2	DEST	---
4	3	3	3


 ← S2
- ③ Read operand1 & operand 2 ← S3
- ④ Complete the instruction (Addition Oper.) ← S4
- ⑤ Write the result in R-Dest. reg ← S5
- ⑥ Update PC ← PC = PC + 2 ← S6



# Instruction

✓ ✓

$s_1 \rightarrow s_2 \rightarrow s_3 \rightarrow s_4 \rightarrow s_5$



## State machine

# (TASK)

S1

PC  $\rightarrow$  Mem-Add


Mem-Data  $\rightarrow$  is

$p \subset \rightarrow \text{alu-A}$


+2 → alu-B

$\text{Alu-C} \rightarrow \text{PC}$



- MR
  - PCW
  - iYH
  - alu-  
add



# Instruction




~~mask  
 $S_2 \& S_1 \rightarrow S_1'$~~



# Instruction

~~S3~~ S4 ( Execute instruction )




# Instruction

OP | OPE1 | OPR2 | Dst |  
barbe

SS


Update the stcLé ✓



$S_1 \rightarrow S_2' \rightarrow S_4 \rightarrow S_5 -$



# Instruction



# Instruction

## Load Instruction

OPERATION	Base	Dest	Offset
15 ✓ 12 !! ✓ ? 8	✓ 6 5	✓ 5	✓ 6



### OPERATIONS

- ① Read instruction from memory (PC) & update PC.
- ② Understand and read the base address of memory
- ③ Compute the address of memory (Base add + offset)
- ④ Read memory
- ⑤ Write update the reg.





# Instruction

SG



# Instruction


SF



# Instruction

SD

Compute the address of memory





# Instruction

Sg

Memory Read.



Data xf:

control.





# Instruction

$S_{10}$       Update RF




# Instruction




# Store Instruction

1. Read instruction from memory (fetch)  $\Leftarrow S11$
2. Understand & Read operands  $\Leftarrow SP$
3. Compute the address  $\Leftarrow S13$
4. Write to memory  $\Leftarrow S14$




# Store Instruction

S11



data  
xfer

control




# Store Instruction

S12



$iR_{11-9} \rightarrow \delta f - A_1$   
 $iR_{8-6} \rightarrow \delta f - A_2$   
 $\delta f - D_1 \rightarrow t_1$   
 $\delta f - D_2 \rightarrow t_2$

$t_1 - w$   
 $t_2 - w$





# Store Instruction

SIB



# Store Instruction

S14




$S11 \rightarrow S12 - S13 \rightarrow \underline{S14}$





# BEQ Instruction $\text{BEQ } R1, R2, \underline{\text{loc}}$

- (1) Read instruction (fetch)       $\leftarrow S15$   
update  $\underline{PC}$
- (2) Understand & read operands.  $\leftarrow S16$   
compute Address for taken.
- (3) Execute (Compose Operands & make  
a decision)  
if equal.  $PC = \underline{PC + 2} + \delta \text{Offset X?}$        $\leftarrow S17$   
else  $PC = \underline{PC + 2}$




# BEQ Instruction

S15




# BEQ Instruction

S16



$\uparrow$




# BEQ Instruction

S17

$t_1 = t_2 \quad (t_1 - t_2 = 0)$

$t_1 \rightarrow \text{alu-A}$   
 $t_2 \rightarrow \text{alu-B}$   
if ( $t_1 = t_2$ ) then  
be  
 $t_3 \rightarrow \text{pc}$

• Alu-sub



# BEQ Instruction


---

S15-S16 → S12



# Jump

$$PC = \underbrace{PC+2}_{\text{Merits}} + \cancel{\text{Merits}} - 2$$



- ① Fetch instruction.  $\Leftarrow S18$
  - ② Compute the address.  $\Leftarrow S19$
  - ③ Xfer to the add.  $\Leftarrow S20$



# Jump


---

✓ S / Ø





# Jump

S19



# Jump

S20



S10-S13→S20 ✓


Jump



# Jump

$$SD = S_{13} =$$


AL  
Load  
Store  
Reg.  
J  
instr. fetch



# State S1: Fetch


✓

$S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4 \rightarrow S_5$




State machine

S 1



(TASK)



*meas*  
 $S_2 \wedge S_1 \rightarrow S_1'$

## State S2: OR

15 12 11 - 9 8 - 6  
 OP | ORR1 | OPR2 | DES  
 ✓ ✓ ✓ ✓

$S_2'$

$A_1$  write signal

- ✓
- ✗


$i\gamma_{11-9} \rightarrow rf-A_1$

$i\gamma_{8-6} \rightarrow rf-A_2$

$rf-D_1 \rightarrow t_1$



$rf-D_2 \rightarrow t_2$

•  $t_1-w$   
 •  $t_2-w$




# Instruction


S7




# Finite State Machine



# Finite State Machine



# Finite State Machine




# Finite State Machine


Control points

Write signal to Reg

Memory Read & Write



→ PC




# Finite State Machine

---

ALU-A


$PC \rightarrow ALU-A$   
 $t_1 \rightarrow ALU-A$



# Finite State Machine

alu-B

$\rightarrow \underline{\text{alu-B}}$



$t_2 \rightarrow \text{alu-B}$   
 $+2 \rightarrow \text{alu-B}$   
 $SEG \rightarrow \text{alu-B}$   
 $SEI2 \rightarrow \text{alu-B}$



# Finite State Machine

---

CONTROL POINTS

State machine

- ① Next state
- ② Control points



# Thank You

