# Graph

# Virendra Singh

**Professor** 

Computer Architecture and Dependable Systems Lab Department of Electrical Engineering Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

CS-226: Digital Logic Design



Lecture 10-B: 08 February 2021 CADSL

# Logic Representation

- Canonical Forms in common usage:
  - Truth Table
  - Sum of Minterms (SOM)
  - Product of Maxterms (POM)
  - Binary Decision Diagram (BDD)
  - Reed Muller Representation Quantum circuits
- Non canonical Representation
  - Sum of Product
  - Product of Sum





# And-Invert Graph (AIG)

- AIG is a Boolean network with two types of nodes:
  - two-input ANDs, nodes
- \_ ^ ]


- Inverters (NOT)
- Any Boolean function can be expressed using AIGs
  - For many practical functions AIGs are smaller than BDDs
  - Efficient graph representation (structural)
  - Very good correlation with design size
- AIGs are <u>not canonical</u>
  - For one function, there may be many structurally-different AIGs
  - Functional reduction and structural hashing can make them "canonical enough"






#### How to Create AIG?

- AIGs are constructed from the Boolean network
- Constructed from the netlist available from technology independent logic synthesis








### **AIG Non-canonicity**








CADSL

#### **AIG Non-canonicity**

- AIGs are not canonical
- acbtacd+ bca +bcd abletc)+d. (ac+ bc)
- same function represented by two functionally equivalent AIGs with different structures
- BDDs canonical for same variable ordering





CS-226@IITB

CADSL

# **Basic Logic Operations**

- Converting logic function into AIG graph
  - Inversion



- Conjunction
- a ^ b (ab)


- Disjunction
- a v b (a+b) a 5


- $a \Rightarrow b$

- Implication
  - $a \Leftrightarrow b$

-a XOR b







 $a \wedge b$ 

 $a \vee b$ 





#### **AIG Attributes**

- AIG size
- e Aced oft

Measured by number of AND nodes

- AIG depth
  - Number of logic levels = number of AND-gates on longest path from a primary input to a primary output
  - The inverters are ignored when counting nodes and logic levels

Performance

A levels

A c b c

# And Invert Graph (AIG)

Compact

Scalable

Scalable

Alan Mischenko

ABC

Synthesis

Ala grapt





# Thank You



