

# Computing System Design

---

Virendra Singh

Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: [viren@ee.iitb.ac.in](mailto:viren@ee.iitb.ac.in)


*CS-226: Digital Logic Design*

---



*Lecture 29: 15 April 2021*


**CADSL**



FPGA, ✓



# Computing System



Logical operations / Memory communication./

Control flow change [branches)

fn( )

if ( i == j) then {  
    }  
else {  
    }

Arithmetc

Generic Circuit



# Instruction Set Architecture


---

- Instruction set architecture is the structure of a computer that a machine language programmer must understand to write a correct (timing independent) program for that machine.
- The instruction set architecture is also the machine description that a hardware designer must understand to design a correct implementation of the computer.



# Instruction Set Architecture (ISA)

---



# Instruction

$$a = b + c + d + e$$

$$t_1 = b + c$$

$$t_2 = t_1 + d$$

$$t_3 = t_2 + e$$

Instruction


logical / arithmetic  
memory access  
control flow.

FORMAT

$$a = \underline{b} + \underline{c}$$

1. What operation
2. Who are operands
3. Where to place the result

REGISTER,  
MEMORY





# Instruction

~~st~~ <sup>Prog</sup>  $\rightarrow$   $st'$

State

- Content of Memory ] ]
- Content of Registers )



# Instruction

Addressing modes

$$a = b + 1$$

$$R_f =$$

$$a = 5;$$

[OPERATION / OPERAND1 ) OPERAND2 / DEST]



① ADD / SUB / AND / NOR /

$$\begin{aligned} a &= b + e \\ a &= 5 - c \\ a &= b \& c \\ a &= 7b \end{aligned}$$



② LW (Read from memory)

load \$1, @ R1 = a<sub>j</sub>

③ SW (Write to memory)      Memory location 500  
sw \$1, a      a = \$1



# Instruction



(3) Jump location

BZ ~~R<sub>1</sub> == R<sub>2</sub>~~ loc.

if  $R_1 == R_2$  then move to loc

otherwise sep. next

The text describes a jump instruction. It shows a condition 'BZ' (Branch if Zero) followed by a comparison 'R<sub>1</sub> == R<sub>2</sub>' and a target location 'loc.'. A note indicates that if the condition is met, the program moves to the target location. If not, it continues to the next instruction. There are several red arrows and circles around the text, particularly pointing to 'BZ', 'loc.', and the comparison condition.




# Instruction

Program counter / instruction pointer (IP)

tracks where we are

(Keeps pointer A to  
next instructions)



Instructions → logical / arithmetic  
Memory Read / write  
Control flow  
ADD / SUB / AND / NOT / CW / SW / JT / BEQ.


FORMAT

Generic hardware (Processor)

what should be the components?

- ① Resources to perform the job ] DATA PATH
- ② Mechanism to instruct → CONTROLLER






ADD / AND / SUB /

← all operands are  
in a set of Registers  
on processor.

LW 20

(LW)




Ref.

16 Ref.  $R_0 - R_5$

LW (Memory Read)


$$S_1 = S_2 + S_3$$



Base + Offset  
Relati.  
Reg

Ali





Conditional  
REQ. ✓  $R_i := R_j$  ) then  *loc.*



## UNIFORM FORMAT

<u>OPERATION</u>	<u>OPR1</u>	<u>OPR2</u>	<u>DEST</u>
------------------	-------------	-------------	-------------

Local/  
Register  
Address

<u>OPER</u>	<u>OPR1</u>	<u>OPR2</u>	<u>DEC</u>	<u>Reg</u>
-------------	-------------	-------------	------------	------------

LW

<u>OPERATION</u>	<u>OPR1</u>	<u>OP DEST</u>	<u>Imm value.</u>
------------------	-------------	----------------	-------------------




BZR

<u>OPERATION</u>	<u>OPR1</u>	<u>OPR2</u>	<u>Value.</u>
------------------	-------------	-------------	---------------

BZR R<sub>i</sub> R<sub>j</sub> loc




# Arithmetic Logic Unit





# Arithmetic Logic Unit

---




# Arithmetic Logic Unit


---



# Arithmetic Logic Unit



# Arithmetic Logic Unit



# Thank You

