\mathbf{O}	D1	Page 7		20
v	М	Page 1	Fotal:	30

Student Name:	Student ID:

EE354L

Divider RTL design in Verilog


 $Questions\ for\ the\ ee 354_divider_simple\ design:$


ee354_divider_simple	TIAL)	MPUTE)	NE_S)		(TART)		ACK)		N Q	ISOR	LIENT	REMINDER
Go through the files and download the provided bit file and test.	Qi (INITI	Ос (СОМР	Qd (DONE	DONE	BtnL(S7	BtnU	BtnR(/	BtnD	DIVD	DIVIS	I QUOI	REMI
	0	0	0	0	0	0	0	0	 = .	H.	H.	 - .
									START	BtnU	Ack	
	DI	VID	END)		DIV	ISOR	1	BtnL	BtnC BtnD	BtnR Btn0 RES	ET


A. What happens if you divide by zero? Is the behavior of the quotient digit display on SSD1 different if you attempt to divide 3 by 0 vs. if you attempt to divide F by 0. How about 0 divided by 0?
B. If you improve the divider design to move from compute state to done state if X is equal or less than Y (instead of the current X less than Y), will the above behavior change? Does your answer to Q#1 above change?
C. Why does the behavior of the next design (ee354_divider_with_debounce) appear to be quite different from this design for division by zero? Is it just appearance only or is it really different? Note: Look at the
rate at which sysclk runs in both designs


1 / 5

Questions on the debouncer and the divider with debouncer:












2/5





A. Is it possible to use SCEN to control one state (or a few states), MCEN to control another state, and fur-
ther CCEN to control yet another state? When we say "control a state" here, we mean control the RTL
operations in the state and also the state-transitions going away from the state (excluding looping-around
state transitions). If we are not going away from the state (because of absence of the SCEN pulse) then we
will remain in the state, whether originally there is a loop-around state-transition or not.

B. Can we choose to place all three states of the divider design under single-stepping control and simultaneously combine Start and Ack under one button (say BtnL)? Is this just not possible or it works if we produce a BtnL_ SCEN and use it as START as well as ACK, or ...?



Can you press two buttons exactly at the same time to 10ns or 5ns accuracy? Even if you press at the same time to that accuracy, can you guarantee that they bounce for the same length of time and the two instances of the debouncing state machine would produce their respective SCEN pulses at the same time?

4/5



o design output-code N, etc. Are glitches re s?	·	, , ,	