
# Divider on PicoBlaze


Implementation, Simulation, and Synthesis


# Hardware implementation vs. software implementation of a state machine using a divider example




It is always a "Mealy" in software as we do one operation at a time using instructions!


Also all the improvements we thought about for the Mealy machine do not apply to the software implementation as we do one operation at a time in software!









File: divider 4 top simulation tb.v module divider 4 top simulation tb










### 1. Introduction

- You are given a complete 4-bit divider implemented with PicoBlaze as a reference design
  - The 4-bit divider has a 4-bit Dividend, Divisor, Quotient and a Remainder.
  - The state machine is written in software in the .psm file. You need to read through this state machine completely and see how it differs from a state machine implemented in hardware.
  - The top design contains the fabric logic to interface with the picoblaze, and the normal I/O logic (clock divider, output scanning, etc.) that you are familiar with in top designs (like GCD, etc).
  - A simplified top and a testbench to simulate the simplified top are also given.
- You need to create an 8-bit divider, using the 4-bit divider as a template
  - You will need to make changes to both the .psm and the top design.
  - You are given a new .xdc file for use in the 8-bit divider design.
  - You also need to design a simplified top and a testbench to simulate the simplified top.
- The following slides draw attention to the major changes you will need to make

# 2.1 Files for the 4-bit divider (all files complete)







## 2.2 Files for the 8-bit divider

- The divider\_8\_top.xdc (Xilinx Design Constraints) file and the divider\_8\_top\_simulation\_tb\_behav.wcfg (Waveform Configuration) file are given in completed form.
- The .psm file (prom\_divider\_8.psm) is a mere copy of the prom\_divider\_4.psm.
   You need to revise it as needed and assemble to generate prom\_divider\_8.v.
   A few \*\*\*\* TODO \*\*\*\*\*\* hints were added.
- The three Verilog files, divider\_8\_top.v, divider\_8\_top\_simulation.v, and divider\_8\_top\_simulation\_tb.v are mere copies of the corresponding 4-bit files.
   I have changed the name of the files and also I have revised the module names (and design names of the instances). A few \*\*\*\* TODO \*\*\*\*\*\* hints were added.
- Please watch the video introduction and then read the 4-bit files. Revise the 8-bit files to suit.

# Simulation reference pages from the user guide

Pages 45 and 46 from
Picoblaze\_KCPSM6\_Release9\_30Sept14
A reverse assembler was built into the Picoblaze
(kcpsm6.v) to facilitate

Dynamic Instruction Execution Trace (DIET or DET)

#### **HDL Simulation Features**

<u>Hint</u> – In most of the cases in which a user reports that KCPSM6 does not simulate at all (e.g. the 'address' does not advance as expected), the cause has been the failure on the part of the user to define valid logic levels for the 'interrupt', 'sleep' and 'reset' controls. So please make sure that all signals are defined at the start of your simulation either in your design or in your simulation test bench.

Since KCPSM6 is a fully embedded part of your hardware design it will simulate along with the rest of your design in an HDL simulator such as iSim or XSim. This means that you can see how KCPSM6 interacts with your design in the same fundamental way in which you might check the operation of a dedicated state machine.

As well as being able to observe any of the input and output signals connecting KCPSM6 to the rest of your design KCPSM6 contains some additional signals specifically for simulation purposes only.


Within the simulator locate the instance of KCPSM6 to be observed. In this case the instance name is 'processor' and the simulator is iSIM (part of ISE).

Then all the internal signals of KCPSM6 can be seen and selected for waveform display as desired. Look down the list and the simulation specific signals can be found.

kcpsm6\_opcode – This is a text string displaying the instruction being executed. As well as being easier to understand than the raw codes being read from the program memory they can also be compared with the LOG file from the assembler to directly trace code execution

kcpsm6\_status - This is a text string displaying the status...
Active register bank 'A' or 'B'
Zero flag Z or NZ
Carry flag C or NC
Interrupts enabled (IE) or disabled (ID)
Reset or Sleep modes.

e.g. A, Z, NC, IE, Sleep Bank A, Z=1, C=0, interrupts enabled, in sleep mode



'sim\_s0' to 'sim\_sf' - The contents of each of the 16 registers in the active register bank (i.e. Contents will reflect bank selection).

'sim\_spm00' to 'sim\_spmff' – The contents of each of the 256 scratch pad memory locations. Remember that default memory size is 64 bytes (only up to sim\_spm3f).

<u>Hint</u> – Adjust the radix of the values displayed.




#### **HDL Simulation Features**

In this iSim or Xsim waveform view the following can be seen...



Instruction op-codes decoded and displayed as text strings.




The contents of registers. In this example we can see 's3' being loaded with the contents of 's1' followed by the addition of the contents of 's2'.

Register bank 'A', States of flags and interrupt.


Hint – KCPMS6 programs often contain code that is used to deliberately slow down the progress through the program to service the application correctly either using software delay loops or polling of status signals. For example, when communicating with a UART that has a BAUD rate of 115200 then each character will take 86.8µms to be received and that would equate to 8,680 clock cycles of a 100MHz system clock. Due to this, it is not uncommon for users to become confused by what they perceive as a "lack of activity" in their simulated design simply because KCPSM6 is taking so many clock cycles. So if this is the situation, it may be necessary to alter the PSM code to make the HDL simulation practical but obviously you will need to remember to restore the correct code for the real application. In practice, most PSM code is developed interactively in real-time on the target hardware using JTAG\_Loader to facilitate rapid iterations. As such, HDL simulation is best used to confirm your port interfacing logic and generation of particular strobes and waveforms etc.




## Simulation waveform for the 4-bit divider Dd = 7 Dr = 2 Qt = 3 Rr = 1




# 2.3 How long the START signal needs to be activated? Safe-side plan: Keep it active until the PSM goes to Qc State!



# 2.4 Reverse Assembled Instructions facilitate debugging



#### 2.5 Simulation waveform for the 8-bit divider Dd = 70 Dr = 20 Qt = 3 Rr = 10




# Input and Ouput ports of Picoblaze

Interface with the Fabric Logic via Input ports and Output ports

Extracts from Picoblaze\_KCPSM6\_Release9\_30Sept14

## Interface with the Fabric Logic via Input and Output ports




Using the 8-bit port\_id[7:0], we can generate 256 port addresses and talk to them (exchange data with them).

So, all together do we have 256 I/O ports or do we have 256 input ports and 256 output ports?

## Picoblaze pins associated with Input and Output ports

# Interface with the Fabric Logic via Input and Output ports



256 Input ports (Read only)

8-bit port\_id qualified by read\_strobe produces 256 IDSPs (Input Device Select Pulses)

256 output ports (Write only)

8-bit port\_id qualified by write\_strobe produces 256 ODSPs (Output Device Select Pulses)


16 output ports (Write only)

4-bit port\_id qualified by k\_write\_strobe produces 16 k\_ODSPs (k\_Output Device Select Pulses)

# INPUT sX, pp INPUT sX, (sY)

## **IMPORTANT**

An 'INPUT' instruction enables KCPSM6 to read information from the from your hardware design into a register 'sX' using a general purpose input port specified by an 8-bit constant value 'pp' or the contents of another register '(sY)'. KCPSM6 presents the port address defined by 'pp' or '(sY)' on 'port\_id' and your hardware interface is then responsible for selecting and presenting the appropriate information to the 'in\_port' so that it can be captured into the 'sX' register. An active High ('1') synchronous pulse is also generated on the 'read\_strobe' pin and may be used by the hardware interface to confirm when a particular port has been read.



<u>Hint 1</u> – Assign your input port addresses such that the data selection multiplexer feeding 'in\_port' uses the minimum number of 'port\_id' signals to make the selection, e.g. port addresses '00' to '0F' provide 16 input ports and only require 'port\_id(3:0)' to be selection inputs to the multiplexer resulting in smaller faster designs.

<u>Hint 2</u> – Unless there is a specific reason not to, the input data selection multiplexer should include a pipeline register (i.e. your case statement should be within a clocked process). In this way the data is selected during the first clock cycle of 'port\_id' and presented to 'in\_port' during the second clock cycle. Failure to define a pipeline register anywhere in the 'port\_id' to 'in\_port' path is the most common reason for PicoBlaze designs failing to meet the required performance (a 'false path' for one clock cycle) .

There are 2 clock cycles available to decode the port address 'pp' or '(sY)' and present the requested information to the 'in\_port'.


Data captured into 'sX' on this rising clock edge.

Hint 3 – 'read\_strobe' can be ignored in most cases and never needs to be part of the multiplexer feeding 'in\_port'. However, some functions such as a FIFO buffer do need to know when they have been read and it is in those situations that 'read\_strobe' together with a decode of the appropriate value of 'port\_id' would be used to generate a "port has been read" pulse to confirm when a read has taken place.

# **OUTPUT sX, pp OUTPUT sX**, (sY)

### IMPORTANT

An 'OUTPUT' instruction is used to transfer information from a register 'sX' to a general purpose output port specified by an 8-bit constant value 'pp' or the contents of another register '(sY)'. KCPSM6 presents the contents of the register 'sX' on 'out\_port' and the port address defined by 'pp' or '(sY)' is presented on 'port id'. Both pieces of information are qualified by an active High ('1') synchronous pulse on the 'write strobe' pin. Your hardware interface is



Hint - In most cases a fixed port address 'pp' is used so CONSTANT directives provide an ideal why track your port assignments and make your code easier to write, understand and maintain.

#### Examples

CONSTANT LED port, 05 LOAD s3, 3A OUTPUT s3, LED port

If you want to keep your designs small and fast then assign port addresses that facilitate smaller logic functions.

In this example a set of 8 LEDs are mapped to port 05 hex and only 3-bits of 'port\_id' together with 'write\_strobe' are decoded.

OUTPUT s6, (s2) OUTPUT s4, 40 OUTPUT sB, 64'd

Decimal values can be used to specify port addresses but hex or binary values are normally easier to work with when defining the hardware.

VHDL

if clk event and clk = '1' then if write strobe = '1' then if port id(2 downto 0) = "101" then led <= out p end if; end


The value presented on 'out port'

should be captured on the rising edge

of the clock when 'write\_strobe' is High.

#### **Input Ports** IMPORTANT

KCPSM6 can read 8-bit values from up to 256 general purpose input ports using its 'INPUT sX, pp' and 'INPUT sX, (sY)' instructions. A complete description is provided in the reference section later in this document but here we can see this put into practice so that KCPSM6 can read the 8 DIP switches and 5 'direction' push buttons on the ML605 board.




Hint - The 'read strobe' is also pulsed High when KCPSM6 executes an 'INPUT' instruction but this does not need to be used to qualify the multiplexer selection. This strobe would be used in situations where the circuit being read needs to know when data has been captured. The most obvious example is reading data from a FIFO so that it can discard the oldest information and present the information to be read on its output. **E** XILINX. In a non-FPGA based design such as an ASIC or a custom VLSI, it is common practice to use tristate buffers in place of a mux. You want to enable a tristate buffer only after confirming that the address is stabilized and is not changing. This is to make sure that multiple tristate buffers are not enabled unintentionally for a short length of time during address transitions. Hence. I have moved the pipeline register to the upstream of the mux. In my design, there is a register for every input port, and it captures data on every clock. The data read by the processor is one clock delayed and in most cases that is not harmful (particularly in our application with manual operation of switches and buttons.

# Output Ports IMPORTANT

KCPSM6 can output 8-bit values to up to 256 general purpose output ports using its 'OUTPUT sX, pp' and 'OUTPUT sX, (sY)' instructions. A complete description is provided in the reference section later in this document but here we can see this put into practice so that KCPSM6 can control the 8 general purpose LEDs and 5 'direction' LEDs on the ML605 board.

Please see next page for the corresponding VHDL and PSM When KCPSM6 executes an 'OUTPUT' instruction it sets 'port\_id' to specify which of 256 ports it wants to write the 8-bit data value present on 'out\_port'. A single clock cycle enable pulse is generated on 'write\_strobe' and your hardware must use 'write\_strobe' to qualify the decodes of 'port\_id' to ensure that only the correct register (or peripheral) captures the 'out\_port' value.





clk

In this lab, the processor informs the fabric logic "in which state it is currently at (Qi or Qc or Qd)" using the OUTPUTK instruction.

Possible to do so in two ways: using OUTPUT sX, pp or using OUPUTK kk, p

Suppose constant 02 (kk = 02) needs to conveyed to the output port 01 (pp = 01)

LOAD s5, 02;

OUTPUT s5, 01

**OUTPUTK** 02, 01

#### Extracts from prom\_divider\_4.psm illustrating the use of the OUTPUTK instruction

63

```
CONSTANT Current State port, 01'd ;port01 used for outputting current state info
11
13
    ; Current State format from divider 4 top.v
14
               Done <= out port[0];
15
             Qi \le out port[1];
16 ;
              Qc <= out port[2];
17
               Qd <= out port[3];
18
19
                     CONSTANT Report Qi, 00000010'b
                      CONSTANT Report Qc,
20
                                             00000100'b
                      CONSTANT Report Qd Done, 00001001'b
21
23
    ; Control signal format from divider 4 top.v
24
               1'b1 : in port <= {6'b000000, Start, Ack};
25
26
                     CONSTANT Mask to check Start, 00000010'b
                      CONSTANT Mask to check Ack,
                                                     00000001'b
28
44
       state initial: OUTPUTK Report Qi, Current State port ; Indicating Current State as Initial State (QI)
```


state\_done: OUTPUTK Report\_Qd\_Done, Current\_State\_port ; Indicating Current State as Done State and also

state compute: OUTPUTK Report Qc, Current State port ; Indicating Current State as Compute State (QC)

#### Constant-Optimised Output Ports

Returning to the same example of writing data to an external device we can see that port 08 hex has now been allocated to a constant-optimised output port by using the 'k\_write\_strobe' whilst port 20 hex is still associated with 'write\_strobe' because the data is naturally variable. So there is very little difference in the hardware as long as you remember that only port\_id[3:0] are defined during an OUTPUTK instruction. Note also that you could now have two different output ports with the same address; on for variable data and the other for constant values (see page 79).

#### kcpsm6 Using a Constant-Optimised Output Port and a General Purpose Output Port......



CONSTANT Dev\_data\_port, 20 CONSTANT Dev\_control\_port, 08

It can be seen immediately that all the LOAD instructions have been eliminated saving code space and reducing the execution time. This also means that register 's0' used previously to define the sequence of values is now free for another purpose.

#### Smaller and Faster Code

OUTPUT s1, Dev\_data\_port
OUTPUTK 00000010'b, Dev\_control\_port
OUTPUTK 00000011'b, Dev\_control\_port
OUTPUTK 00000010'b, Dev\_control\_port
OUTPUTK 00000000'b, Dev\_control\_port



# 3.1 Changes to the .psm file

Port definitions in the 4-bit file prom\_divider\_4.psm

```
CONSTANT Dividend_Divisor_port, 00'd ;port00 used for loading info of Dividend and Divisor CONSTANT Control_signal_port, 01'd ;port01 used for loading info of Start and ACK signals CONSTANT Quotient_Remainder_port, 00'd ;port00 used for outputting Quotient and Remainder CONSTANT Current_State_port, 01'd ;port01 used for outputting current state info (Done (QD),
```

The picoblaze processor interfaces with our fabric logic through 8-bit input ports and 8-bit output ports. In the 4-bit divider we have two input ports and two output ports. Let's consider the input ports first: port\_id 00 is used for the 4-bit Dividend and 4-bit Divisor concatenated together, and port\_id 01 is used for the Start/Ack signals.

How many input ports do we need now that Dividend and Divisor are each 8-bit?

We also have two output ports: port\_id 00 is used for the 4-bit Quotient and 4-bit Remainder together, and port\_id 01 to display the current state information.

Now that our Quotient and Remainder are each 8-bit, how many output ports do we need?


# .psm programmable state machine file design

```
state initial: OUTPUTK Report Qi, Current State port
45
                   INPUT s0, Dividend Divisor port
46
                   LOAD s1,s0
47
                   AND s1,0F
48
                   AND s0,F0
49
                   SR0 s0
50
                   SR0 s0
51
                   SR0 s0
52
                   SR0 s0
53
                   LOAD s2,00
54
                   OUTPUT s0, Quotient Remainder port
                   INPUT s4, Control signal port
55
                   AND s4, Mask to check Start
56
57
                   JUMP Z, state initial
58
                   JUMP state compute
```

In the initial state, we need to load our registers with the Dividend and Divisor. In the 4-bit divider, the Dividend and Divisor are read together as one 8-bit value, so we have to do some masking and shifting operations to extract each individual element. In your 8-bit divider, you are reading the Dividend and Divisor in on seperate input registers.

So your initial state will be much simpler in the 8-bit divider!

#### Compute State



In the 4-bit divider, we have a single 8-bit register s2 holding the quotient in the upper 4-bits. That's why we add 10 hex (0001\_0000 in binary) to s2 to increment the Quotient, because the Quotient is the upper 4-bits of this register. We used sA to merge Quotient and the Remainder for outputting Quotient-Remainder pair to the Top design. Make the necessary changes now that we have a full 8-bit register for each (the Quotient and the Remainder).

#### Done State

```
76state_done:OUTPUTK Report_Qd_Done, Current_State_port77LOAD sA,s2;78OR sA, s0;79OUTPUT sA, Quotient_Remainder_port;80INPUT s4, Control_signal_port;81AND s4, Mask_to_check_Ack;82JUMP Z, state_done;83JUMP state initial;
```

Consider how having the Quotient and Remainder on separate 8-bit registers will change your instructions in the Done state

# 3.2 Changes to the top design divider\_4\_top.v → divider\_8\_top.v

#### Port list

- In the 8-bit divider we need to use all 16 switches, instead of just 8 switches in the 4-bit divider
- We need to use 8 SSDs instead of 4 SSDs

#### Variable declaration sizes

Consider changes that need to be made to the sizes of Xin, Yin, Quotient,
 Remainder now that we are doing 8-bit division

# Top design - fabric logic to interface with the PicoBlaze Processor


 How is our top design interfacing with the picoblaze processor through the INPUT and OUTPUT instructions? Let's consider the INPUT instruction.

INPUT sX, pp

"pp" is the 8-bit port address in hex that the processor will output on port\_id

sX is one of the 16 8-bit registers (s0 through sf) inside the processor that will store the data coming through in\_port[7:0]

Our fabric logic needs to present all the possible inputs to the in\_port of the processor, and allow the port\_id to select which one is desired by the processor. Since the in\_port pins are dedicated input pins of the processor, it is OK to drive them without checking the read\_strobe here.



# in\_port interface in the top design

 The mux shown in the previous slide is implemented in the 4-bit divider top design with this always block:

```
198
       always @ (*)
199
     ⊟begin
200
           case (port id[0])
201
                1'b0 : in port <= {Xin, Yin};
                1'b1 : in port <= {6'b0000000, Start, Ack};</pre>
202
203
                default : in port <= 8'bXXXXXXXXX ;</pre>
204
           endcase
205
      ∟end
```

You need to expand this mux to account for 3 input ports in your 8-bit design.
 How many bits of port\_id will you use? How many 8-bit inputs do you need for the mux?

# out\_port interface

We have two output instructions available to us, OUTPUT and OUTPUTK

The regular OUTPUT instruction lets us output the 8-bit data of a register:

OUTPUT sX, pp

sX is the register containing the data we are outputting, pp is the 8-bit address we output on port\_id, write\_strobe signal goes active.

The OUTPUTK instruction lets us output an 8-bit constant:


OUTPUTK kk, p

"kk" is the 8-bit constant we are outputting, p is the 4-bit address we output on port\_id, k\_write\_strobe signal goes active.

# out\_port interface

With an output instruction, the data on out\_port is only available during the execution of the instruction. We need to register all output data because we need to use it for longer than the time it is available. The picoblaze processor provides us with a write\_strobe and k\_write\_strobe signal to help us with this. These signals go high during the second clock of an output instruction to signal to our fabric logic that valid information is on out\_port

We should only write to our output registers if 1) write\_strobe or k\_write\_strobe is true and 2) if the correct port id is being driven by the processor:



# out\_port Interface in the top design divider\_4\_top.v

 The fabric logic for the outputs in the previous slide is implemented in the 4bit divider top design with the following clocked always block:

```
207
      always @ (posedge board clk)
208
     □beqin
209
          // 'write strobe' is used to qualify all writes to general output ports using OUTPUT.
210
          if (write strobe == 1'b1)
211
          begin
212
              if(port id[0] == 1'b0)begin
213
                   {Quotient, Remainder} <= out port;
214
              end
215
          end
216
217
          // 'k write strobe' is used to qualify all writes to general output ports using OUTPUTK.
218
          if (k write strobe == 1'b1)
219
          begin
220
              // Write to output port at port address 01
221
              if (port id[0] == 1'b1)
222
              begin
223
                  Done <= out port[0];
224
                  Qi <= out port[1];
225
                  Qc <= out port[2];
226
                  Qd \le out port[3];
227
              end
228
          end
229
      end
```

# out\_port Interface in the top design divider\_8\_top.v

 You need to expand this in your 8-bit design, as the Quotient and Remainder are now each 8-bit and each have their own port\_id

# SSD Display

- In the 4-bit design, we only use 4 SSD's to display the 4-bit Dividend, Divisor,
   Quotient and Remainder
- In your 8-bit design, you will need all 8 SSD's, using 2 SSD's for each of the 4 values we need to display
- How does this affect our scanning mechanism?
  - Instead of using 2 bits of Div\_clk for the scan clock, we now need 3 bits.
  - The 2-to-4 decoder used to drive the 4 anodes needs to be expanded to a 3-to-8 decoder to drive all 8 anodes
  - The 4-bit wide 4-to-1 mux used to select the SSD information needs to be expanded to 4-bit wide 8-to-1 mux.
- Refer to the test\_nexys4\_verilog design that you went through before


# 3.3 Design discussion related to

- -- divider 4 top simulation.v
- -- divider 4 top simulation tb.v
- Substantial discussion is provided in the files themselves.
- Issues related to the length of the START and ACK pulses
- Waiting for the picoblaze processor to receive the stimulus and waiting for the picoblaze to report results to us.
- In the introduction video we discussed these aspects at length.

# 4.1 Simulation output results file extract

```
divider_4_topv improm_divider_4v improm_divider_4v improm_divider_4_top_simulation v improm_three_divider_4.txt improm_three_divider_divider_4.txt improm_three_divider_divider_4.txt improm_three_divider_divider_divider_divider_divider_di
```

# 4.2 Simulation DIET extract DIET = Dynamic Instruction Execution Trace



# 5.1 Demonstrate to your TA/Mentor

Demonstrate working of your 8-bit divider in simulation and on the FPGA board to your TA/Mentor and show your project directory <a href="Divider\_Pico\_N4\_8bit">Divider\_Pico\_N4\_8bit</a> to

him/her.



Submit files on Unix as per the following posting on the Bb on the next page

# 5.2 Blackboard posting and Files for submission

Given a completed Picoblaze-based 4-bit divider, design, implement, and simulate a Picoblaze-based 8-bit divider Directory: http://ee-classes.usc.edu/ee254/ee254l\_lab\_manual/PicoBlaze/Divider\_Pico\_N4

Assignment pdf: PicoBlaze Divider handout.pdf

Videos (more may be added) 1. <u>Divider\_Pico\_N4\_4bit\_xsim\_operation.mp4</u>

Two .zip files to be downloaded and extracted into C:\Xilinx projects:

A completed 4-bit divider design: <u>Divider\_Pico\_N4\_4bit.zip</u>

An incomplete 8-bit divider design: Divider Pico N4 8bit.zip

Both designs contain TA's completed .bit files (with dot points glowing on SSDs).

The incomplete 8bit zip file also contains a completed .xdc file and a completed .wcfg file.

General reference: PicoBlaze/Picoblaze Design Steps Demo README r1.pdf

Please demonstrate your completed 8-bit design to your TA. Show your simulation waveform and show your FPGA board running the 8-bit divider. Also submit your files to the class Unix account ee201@viterbi-scf1.usc.edu or ee201@viterbi-scf2.usc.edu using the following submit command

submit -user ee201 -tag Divider\_Pico\_N4\_8bit prom\_divider\_8.psm divider\_8\_top.v divider\_8\_top\_simulation.v divider\_8\_top\_simulation\_tb.v instruction\_trace\_divider\_8.txt results\_divider\_8.txt names.txt

The last two text (.txt) files can be found in the following project subdirectory after you finish simulation.

C:\Xilinx\_projects\Divider\_Pico\_N4\_8bit\synthesis\synthesis.sim\sim\_1\behav\xsim

Please exit simulation. Then only the results\_divider\_8.txt file gets populated. Until then it remains empty.