


# Divider on PicoBlaze

Implementation, Simulation, and Synthesis

# Hardware implementation vs. software implementation of a state machine using a divider example



It is always a “Mealy” in software as we do one operation at a time using instructions!

Also all the improvements we thought about for the Mealy machine do not apply to the software implementation as we do one operation at a time in software!

# Files and Instances for synthesis

divider\_4\_top.xdc

FPGA Artix 7 divider\_4\_top.v module divider\_4\_top

Input ports related fabric logic

Standard two instances of the picoblaze processor

Instance name  
processor

picoblaze  
processor  
kcpsm6.v

module  
kcpsm6

Instance name  
program\_rom





Program memory  
BRAM  
prom\_divider\_4.v  
produced from  
prom\_divider\_4.psm

module  
prom\_divider\_4

address[11:0]

instruction[17:0]

Output ports related fabric logic  
standard SSD scanning logic



# Files and Instances for simulation

No xdc for simulation

File: divider\_4\_top\_simulation\_tb.v

module divider\_4\_top\_simulation\_tb

File: divider\_4\_top\_simulation.v

module divider\_4\_top\_simulation

Input ports related fabric logic

Standard two instances of the picoblaze processor

Instance name  
processor

picoblaze  
processor  
kcpsm6.v

module  
kcpsm6

Instance name  
program\_rom





Program memory  
BRAM  
prom\_divider\_4.v  
produced from  
prom\_divider\_4.psm

module  
prom\_divider\_4

address[11:0]

instruction[17:0]

Output ports related fabric logic  
standard SSD scanning logic



# 1. Introduction

- You are given a complete 4-bit divider implemented with PicoBlaze as a reference design
  - The 4-bit divider has a 4-bit Dividend, Divisor, Quotient and a Remainder.
  - The state machine is written in software in the .psm file. You need to read through this state machine completely and see how it differs from a state machine implemented in hardware.
  - The top design contains the fabric logic to interface with the picoblaze, and the normal I/O logic (clock divider, output scanning, etc.) that you are familiar with in top designs (like GCD, etc).
  - A simplified top and a testbench to simulate the simplified top are also given.
- You need to create an 8-bit divider, using the 4-bit divider as a template
  - You will need to make changes to both the .psm and the top design.
  - You are given a new .xdc file for use in the 8-bit divider design.
  - You also need to design a simplified top and a testbench to simulate the simplified top.
- The following slides draw attention to the major changes you will need to make

## 2.1 Files for the 4-bit divider (all files complete)


Xilinx\_projects > Divider\_Pico\_N4\_4bit

Name

- assembly
- sources
- synthesis


Xilinx\_projects > Divider\_Pico\_N4\_4bit > assembly

Name


 prom\_divider\_4.psm

Xilinx\_projects > Divider\_Pico\_N4\_4bit > sources

Name


 divider\_4\_top.v


For synthesis

 divider\_4\_top.xdc


 divider\_4\_top\_simulation.v

For simulation

 divider\_4\_top\_simulation\_tb.v



 kcpsm6.v

For synthesis and simulation

 prom\_divider\_4.v

Xilinx\_projects > Divider\_Pico\_N4\_4bit > synthesis

Name

-  synthesis.xpr
-  divider\_4\_top\_simulation\_tb\_behav.wcfg

.wcfg = waveform configuration file

## 2.2 Files for the 8-bit divider

- The divider\_8\_top.xdc (Xilinx Design Constraints) file and the divider\_8\_top\_simulation\_tb\_behav.wcfg (Waveform Configuration) file are given in **completed** form.
- The .psm file (prom\_divider\_8.psm) is a **mere copy** of the prom\_divider\_4.psm. You need to revise it as needed and assemble to generate prom\_divider\_8.v. A few \*\*\*\* TODO \*\*\*\*\* hints were added.
- The three Verilog files, divider\_8\_top.v, divider\_8\_top\_simulation.v, and divider\_8\_top\_simulation\_tb.v are **mere copies** of the corresponding 4-bit files. I have changed the name of the files and also I have revised the module names (and design names of the instances). A few \*\*\*\* TODO \*\*\*\*\* hints were added.
- Please watch the video introduction and then read the 4-bit files. Revise the 8-bit files to suit.

# Simulation reference pages from the user guide

Pages 45 and 46 from

Picoblaze\_KCPSM6\_Release9\_30Sept14

A **reverse assembler** was built into the Picoblaze  
(kcpsm6.v) to facilitate

**Dynamic Instruction Execution Trace** (DIET or DET)



# HDL Simulation Features

**Hint** – In most of the cases in which a user reports that KCPSM6 does not simulate at all (e.g. the 'address' does not advance as expected), the cause has been the failure on the part of the user to define valid logic levels for the 'interrupt', 'sleep' and 'reset' controls. So please make sure that all signals are defined at the start of your simulation either in your design or in your simulation test bench.

Since KCPSM6 is a fully embedded part of your hardware design it will simulate along with the rest of your design in an HDL simulator such as iSim or XSim. This means that you can see how KCPSM6 interacts with your design in the same fundamental way in which you might check the operation of a dedicated state machine.

As well as being able to observe any of the input and output signals connecting KCPSM6 to the rest of your design KCPSM6 contains some additional signals specifically for simulation purposes only.

Within the simulator locate the instance of KCPSM6 to be observed. In this case the instance name is 'processor' and the simulator is iSim (part of ISE).

Then all the internal signals of KCPSM6 can be seen and selected for waveform display as desired. Look down the list and the simulation specific signals can be found.

**kcpsm6\_opcode** – This is a text string displaying the instruction being executed. As well as being easier to understand than the raw codes being read from the program memory they can also be compared with the LOG file from the assembler to directly trace code execution

**kcpsm6\_status** – This is a text string displaying the status...

- Active register bank 'A' or 'B'
- Zero flag Z or NZ
- Carry flag C or NC
- Interrupts enabled (IE) or disabled (ID)
- Reset or Sleep modes.

e.g. A, Z, NC, IE, Sleep  
Bank A, Z=1, C=0, interrupts enabled, in sleep mode

The screenshot shows the iSim simulator interface. On the left, the 'Instance and Process Name' tree shows a 'processor' instance under a 'testbench' project. In the center, the 'Object Name' list shows various signals, including 'kcpsm6\_opcode[1:19]', 'kcpsm6\_status[1:16]', and 'sim\_s0[7:0]'. On the right, the 'Control Signals' and 'Ports' sections show the values of these signals. The 'Control Signals' section shows 'dk' as 1, 'kcpsm6\_reset' as 0, 'kcpsm6\_sleep' as 0, and 'kcpsm6\_interrupt' as 0. The 'Ports' section shows 'port\_id[7:0]' as 01, 'out\_port[7:0]' as 04, 'write\_strobe' as 0, 'input\_port\_a[7:0]' as c3, 'input\_port\_b[7:0]' as a5, 'input\_port\_c[7:0]' as 00, 'input\_port\_d[7:0]' as 00, 'output\_port\_w[7:0]' as 0a, 'output\_port\_x[7:0]' as 00, 'output\_port\_y[7:0]' as 66, and 'output\_port\_z[7:0]' as 34. The 'KCPSM6 Simulation' section shows 'kcpsm6\_opcode[1:19]' as 'A', 'kcpsm6\_status[1:16]' as 'A, NZ, NC, ID', 'sim\_s0[7:0]' as 34, 'sim\_s1[7:0]' as 04, and 'sim\_s2[7:0]' as 0c.

'sim\_s0' to 'sim\_sf' – The contents of each of the 16 registers in the active register bank (i.e. Contents will reflect bank selection).

'sim\_spm00' to 'sim\_spmff' – The contents of each of the 256 scratch pad memory locations. Remember that default memory size is 64 bytes (only up to sim\_spm3f).


**Hint** – Adjust the radix of the values displayed.

# HDL Simulation Features

In this iSim or Xsim waveform view the following can be seen...

Each instruction taking 2 clock cycles to execute

Instruction op-codes decoded and displayed as text strings.



The contents of registers. In this example we can see 's3' being loaded with the contents of 's1' followed by the addition of the contents of 's2'.

Register bank 'A', States of flags and interrupt.


Hint – KCPSM6 programs often contain code that is used to deliberately slow down the progress through the program to service the application correctly either using software delay loops or polling of status signals. For example, when communicating with a UART that has a BAUD rate of 115200 then each character will take 86.8µs to be received and that would equate to 8,680 clock cycles of a 100MHz system clock. Due to this, it is not uncommon for users to become confused by what they perceive as a “lack of activity” in their simulated design simply because KCPSM6 is taking so many clock cycles. So if this is the situation, it may be necessary to alter the PSM code to make the HDL simulation practical but obviously you will need to remember to restore the correct code for the real application. In practice, most PSM code is developed interactively in real-time on the target hardware using JTAG Loader to facilitate rapid iterations. As such, HDL simulation is best used to confirm your port interfacing logic and generation of particular strobes and waveforms etc.

Simulation waveform for the 4-bit divider  $Dd = 7$   $Dr = 2$   $Qt = 3$   $Rr = 1$


divider\_4\_top\_simulation\_tb\_behav.wcfg




Name	Value
ClkPort	1
Reset	0
Start	0
Ack	0
Xin[3:0]	7
Yin[3:0]	2
Quotient[3:0]	3
Remainder[3:0]	1
state_string[16:0]	Qd
address[11:0]	019
instruction[17:0]	00a20
kcpasm6_opcode	OUTPUTK 09, 1
port_id[7:0]	30
out_port[7:0]	31
in_port[7:0]	72
write_strobe	0
k_write_strobe	0
read_strobe	0
clk_cnt[31:0]	151
Dividend_s0[7:0]	1
Divisor_s1[7:0]	2



## 2.3 How long the START signal needs to be activated? Safe-side plan: Keep it active until the PSM goes to Qc State!




# 2.4 Reverse Assembled Instructions facilitate debugging



## 2.5 Simulation waveform for the 8-bit divider Dd = 70 Dr = 20 Qt = 3 Rr = 10

divider\_8\_top\_simulation\_tb\_behav.wcfg




# Input and Output ports of Picoblaze

Interface with the Fabric Logic via  
Input ports and Output ports

Extracts from  
Picoblaze\_KCPSM6\_Release9\_30Sept14

## Interface with the Fabric Logic via Input and Output ports




Using the 8-bit `port_id[7:0]`, we can generate 256 port addresses and talk to them (exchange data with them).

So, all together do we have 256 I/O ports or do we have 256 input ports and 256 output ports?



# Picoblaze pins associated with Input and Output ports

## Interface with the Fabric Logic via Input and Output ports



**256 Input ports (Read only)**

**8-bit `port_id` qualified by `read_strobe` produces 256 IDSPs (Input Device Select Pulses)**

**256 output ports (Write only)**

**8-bit `port_id` qualified by `write_strobe` produces 256 ODSPs (Output Device Select Pulses)**


**16 output ports (Write only)**

**4-bit `port_id` qualified by `k_write_strobe` produces 16 k\_ODSPs (k\_Output Device Select Pulses)**

# INPUT sX, pp INPUT sX, (sY)

# IMPORTANT

An 'INPUT' instruction enables KCPSM6 to read information from the from your hardware design into a register 'sX' using a general purpose input port specified by an 8-bit constant value 'pp' or the contents of another register '(sY)'. KCPSM6 presents the port address defined by 'pp' or '(sY)' on 'port\_id' and your hardware interface is then responsible for selecting and presenting the appropriate information to the 'in\_port' so that it can be captured into the 'sX' register. An active High ('1') synchronous pulse is also generated on the 'read\_strobe' pin and may be used by the hardware interface to confirm when a particular port has been read.



**Hint 1** – Assign your input port addresses such that the data selection multiplexer feeding 'in\_port' uses the minimum number of 'port\_id' signals to make the selection, e.g. port addresses '00' to '0F' provide 16 input ports and only require 'port\_id(3:0)' to be selection inputs to the multiplexer resulting in smaller faster designs.

**Hint 2** – Unless there is a specific reason not to, the input data selection multiplexer should include a pipeline register (i.e. your case statement should be within a clocked process). In this way the data is selected during the first clock cycle of 'port\_id' and presented to 'in\_port' during the second clock cycle. Failure to define a pipeline register anywhere in the 'port\_id' to 'in\_port' path is the most common reason for PicoBlaze designs failing to meet the required performance (a 'false path' for one clock cycle).

**Hint 3** – 'read\_strobe' can be ignored in most cases and never needs to be part of the multiplexer feeding 'in\_port'. However, some functions such as a FIFO buffer do need to know when they have been read and it is in those situations that 'read\_strobe' together with a decode of the appropriate value of 'port\_id' would be used to generate a "port has been read" pulse to confirm when a read has taken place.


There are 2 clock cycles available to decode the port address 'pp' or '(sY)' and present the requested information to the 'in\_port'.

Data captured into 'sX' on this rising clock edge.

# OUTPUT sX, pp OUTPUT sX, (sY)

# IMPORTANT

An 'OUTPUT' instruction is used to transfer information from a register 'sX' to a general purpose output port specified by an 8-bit constant value 'pp' or the contents of another register '(sY)'. KCPSM6 presents the contents of the register 'sX' on 'out\_port' and the port address defined by 'pp' or '(sY)' is presented on 'port\_id'. Both pieces of information are qualified by an active High ('1') synchronous pulse on the 'write\_strobe' pin. Your hardware interface is responsible for capturing the information presented.



Note that 'out\_port' and 'port\_id' will vary during the execution of other instructions but 'write\_strobe' will only be active during an OUTPUT instruction.

**Hint** – In most cases a fixed port address 'pp' is used so CONSTANT directives provide an ideal way to track your port assignments and make your code easier to write, understand and maintain.

## Examples

```
CONSTANT LED_port, 05  
;  
LOAD s3, 3A  
OUTPUT s3, LED_port
```

```
OUTPUT s6, (s2)  
OUTPUT s4, 40  
OUTPUT sB, 64'd
```

If you want to keep your designs small and fast then assign port addresses that facilitate smaller logic functions.

In this example a set of 8 LEDs are mapped to port 05 hex and only 3-bits of 'port\_id' together with 'write\_strobe' are decoded.

Decimal values can be used to specify port addresses but hex or binary values are normally easier to work with when defining the hardware.

There are 2 clock cycle available to decode the port address 'pp' or '(sY)'

The value presented on 'out\_port' should be captured on the rising edge of the clock when 'write\_strobe' is High.

## VHDL

```
if clk'event and clk = '1' then  
  if write_strobe = '1' then  
    if port_id(2 downto 0) = "101" then  
      led <= out_port;  
    end if;  
  end if;  
end if;
```


KCPSM6 can read 8-bit values from up to 256 general purpose input ports using its 'INPUT sX, pp' and 'INPUT sX, (sY)' instructions. A complete description is provided in the reference section later in this document but here we can see this put into practice so that KCPSM6 can read the 8 DIP switches and 5 'direction' push buttons on the ML605 board.

Please see next page for the corresponding VHDL and PSM

When KCPSM6 executes an 'INPUT' instruction it sets 'port\_id' to specify which of 256 ports it wants to read from and it is the task of the hardware circuit to present that 8-bit data to the 'in\_port'. A simple multiplexer can be used to achieve this. It is best practice to pipeline the output of the multiplexer and to only use the appropriate number of bits of 'port\_id' to facilitate the number of input ports actually required.

Hint – Failure to pipeline the input multiplexer and fully decoding 'port\_id' when only a few input ports are actually used are the most common reasons for a PicoBlaze design not meeting performance.

not meeting clock period.




Hint - The 'read\_strobe' is also pulsed High when KCPSM6 executes an 'INPUT' instruction but this does not need to be used to qualify the multiplexer selection. This strobe would be used in situations where the circuit being read needs to know when data has been captured. The most obvious example is reading data from a FIFO so that it can discard the oldest information and present the information to be read on its output.

In a non-FPGA based design such as an ASIC or a custom VLSI, it is common practice to use tristate buffers in place of a mux. You want to enable a tristate buffer only after confirming that the address is stabilized and is not changing. This is to make sure that multiple tristate buffers are not enabled unintentionally for a short length of time during address transitions. Hence, I have moved the pipeline register to the upstream of the mux. In my design, there is a register for every input port, and it captures data on every clock. The data read by the processor is one clock delayed and in most cases that is not harmful (particularly in our application with manual operation of switches and buttons).

KCPSM6 can output 8-bit values to up to 256 general purpose output ports using its 'OUTPUT sX, pp' and 'OUTPUT sX, (sY)' instructions. A complete description is provided in the reference section later in this document but here we can see this put into practice so that KCPSM6 can control the 8 general purpose LEDs and 5 'direction' LEDs on the ML605 board.

Please see next page for the corresponding VHDL and PSM

When KCPSM6 executes an 'OUTPUT' instruction it sets 'port\_id' to specify which of 256 ports it wants to write the 8-bit data value present on 'out\_port'. A single clock cycle enable pulse is generated on 'write\_strobe' and **your hardware must use 'write\_strobe' to qualify the decodes of 'port\_id'** to ensure that only the correct register (or peripheral) captures the 'out\_port' value.



In this lab, the processor informs the fabric logic “in which state it is currently at (Qi or Qc or Qd)” using the OUTPUTK instruction.

Possible to do so in two ways:

using **OUTPUT sX, pp** or using **OUTPUTK kk, p**

Suppose constant 02 (kk = 02) needs to be conveyed to the output port 01 (pp = 01)

LOAD s5, 02 ;

**OUTPUT** s5, 01

**OUTPUTK** 02, 01


## Extracts from prom\_divider\_4.psm illustrating the use of the OUTPUTK instruction

```
11          CONSTANT Current_State_port,      01'd      ;port01 used for outputting current state info
12
13 ; Current State format from divider_4_top.v
14 ;     Done <= out_port[0];
15 ;     Qi <= out_port[1];
16 ;     Qc <= out_port[2];
17 ;     Qd <= out_port[3];
18
19          CONSTANT Report_Qi,      00000010'b
20          CONSTANT Report_Qc,      00000100'b
21          CONSTANT Report_Qd_Done,  00001001'b
22
23 ; Control signal format from divider_4_top.v
24 ;     1'b1 : in_port <= {6'b000000,Start,Ack};
25
26          CONSTANT Mask_to_check_Start,  00000010'b
27          CONSTANT Mask_to_check_Ack,    00000001'b
28
44 state_initial: OUTPUTK Report_Qi, Current_State_port      ; Indicating Current State as Initial State (QI)
63 state_compute: OUTPUTK Report_Qc, Current_State_port      ; Indicating Current State as Compute State (QC)
76 state_done:   OUTPUTK Report_Qd_Done, Current_State_port  ; Indicating Current State as Done State and also
```

# Constant-Optimised Output Ports

I

Returning to the same example of writing data to an external device we can see that port 08 hex has now been allocated to a constant-optimised output port by using the 'k\_write\_strobe' whilst port 20 hex is still associated with 'write\_strobe' because the data is naturally variable. So there is very little difference in the hardware as long as you remember that only port\_id[3:0] are defined during an OUTPUTK instruction. Note also that you could now have two different output ports with the same address; one for variable data and the other for constant values (see page 79).



```
CONSTANT Dev_data_port, 20  
CONSTANT Dev_control_port, 08
```

It can be seen immediately that all the LOAD instructions have been eliminated saving code space and reducing the execution time. This also means that register 's0' used previously to define the sequence of values is now free for another purpose.

## Smaller and Faster Code

```
OUTPUT s1, Dev_data_port  
OUTPUTK 00000010'b, Dev_control_port  
OUTPUTK 00000011'b, Dev_control_port  
OUTPUTK 00000010'b, Dev_control_port  
OUTPUTK 00000000'b, Dev_control_port
```



## 3. Revising files to suit the 8-bit divider

### 3.1 Changes to the .psm file

- Port definitions in the 4-bit file prom\_divider\_4.psm

8				CONSTANT Dividend_Divisor_port, 00'd	;port00 used for loading info of Dividend and Divisor
9				CONSTANT Control_signal_port, 01'd	;port01 used for loading info of Start and ACK signals
10				CONSTANT Quotient_Remainder_port, 00'd	;port00 used for outputting Quotient and Remainder
11				CONSTANT Current_State_port, 01'd	;port01 used for outputting current state info (Done (QD),

The picoblaze processor interfaces with our fabric logic through 8-bit input ports and 8-bit output ports. In the 4-bit divider we have two input ports and two output ports. Let's consider the input ports first: port\_id 00 is used for the 4-bit Dividend and 4-bit Divisor concatenated together, and port\_id 01 is used for the Start/Ack signals.

How many input ports do we need now that Dividend and Divisor are each 8-bit?

We also have two output ports: port\_id 00 is used for the 4-bit Quotient and 4-bit Remainder together, and port\_id 01 to display the current state information.

Now that our Quotient and Remainder are each 8-bit, how many output ports do we need?

# .psm programmable state machine file design

```
44 state_initial: OUTPUTK Report_Qi, Current_State_port
45                INPUT s0, Dividend_Divisor_port
46                LOAD s1,s0
47                AND s1,0F
48                AND s0,F0
49                SR0 s0
50                SR0 s0
51                SR0 s0
52                SR0 s0
53                LOAD s2,00
54                OUTPUT s0, Quotient_Remainder_port
55                INPUT s4, Control_signal_port
56                AND s4, Mask_to_check_Start
57                JUMP Z, state_initial
58                JUMP state_compute
```

In the initial state, we need to load our registers with the Dividend and Divisor. In the 4-bit divider, the Dividend and Divisor are read together as one 8-bit value, so we have to do some masking and shifting operations to extract each individual element. In your 8-bit divider, you are reading the Dividend and Divisor in on seperate input registers.

So your initial state will be much simpler in the 8-bit divider!

- Compute State

```

63      state_compute: OUTPUTK Report_Qc, Current_State_port
64      LOAD sA, s2
65      OR sA, s0
66      OUTPUT sA, Quotient_Remainder_port
67      COMPARE s0, s1
68      JUMP C, state_done
69      SUB s0, s1
70      ADD s2, 10
71      JUMP state_compute

```

In the 4-bit divider, we have a single 8-bit register s2 holding the quotient in the upper 4-bits. That's why we add 10 hex (0001\_0000 in binary) to s2 to increment the Quotient, because the Quotient is the upper 4-bits of this register. We used sA to merge Quotient and the Remainder for outputting Quotient-Remainder pair to the Top design. Make the necessary changes now that we have a full 8-bit register for each (the Quotient and the Remainder).

- Done State

```

76      state_done:      OUTPUTK Report_Qd_Done, Current_State_port
77                      LOAD sA,s2
78                      OR  sA, s0
79                      OUTPUT sA, Quotient_Remainder_port
80                      INPUT s4, Control_signal_port
81                      AND s4, Mask_to_check_Ack
82                      JUMP Z, state_done
83                      JUMP state_initial

```

Consider how having the Quotient and Remainder on separate 8-bit registers will change your instructions in the Done state

## 3.2 Changes to the top design

divider\_4\_top.v → divider\_8\_top.v

- Port list
  - In the 8-bit divider we need to use all 16 switches, instead of just 8 switches in the 4-bit divider
  - We need to use 8 SSDs instead of 4 SSDs
- Variable declaration sizes
  - Consider changes that need to be made to the sizes of Xin, Yin, Quotient, Remainder now that we are doing 8-bit division

# Top design - fabric logic to interface with the PicoBlaze Processor


- How is our top design interfacing with the picoblaze processor through the INPUT and OUTPUT instructions? Let's consider the INPUT instruction.

INPUT *sX*, *pp*

“*pp*” is the 8-bit port address in hex that the processor will output on *port\_id*

*sX* is one of the 16 8-bit registers (*s0* through *sf*) inside the processor that will store the data coming through *in\_port*[7:0]

Our fabric logic needs to present all the possible inputs to the in\_port of the processor, and allow the port\_id to select which one is desired by the processor. Since the in\_port pins are dedicated input pins of the processor, it is OK to drive them without checking the read\_strobe here.



# in\_port interface in the top design

- The mux shown in the previous slide is implemented in the 4-bit divider top design with this always block:

```
198 always @ (*)
199 begin
200     case (port_id[0])
201         1'b0 : in_port <= {Xin,Yin};
202         1'b1 : in_port <= {6'b000000,Start,Ack};
203         default : in_port <= 8'bXXXXXXXX ;
204     endcase
205 end
```

- You need to expand this mux to account for 3 input ports in your 8-bit design. How many bits of port\_id will you use? How many 8-bit inputs do you need for the mux?



# out\_port interface

- We have two output instructions available to us, OUTPUT and OUTPUTK

The regular OUTPUT instruction lets us output the 8-bit data of a register:

OUTPUT *sX*, *pp*

*sX* is the register containing the data we are outputting, *pp* is the 8-bit address we output on *port\_id*, *write\_strobe* signal goes active.

The OUTPUTK instruction lets us output an 8-bit constant:


OUTPUTK *kk*, *p*

“*kk*” is the 8-bit constant we are outputting, *p* is the 4-bit address we output on *port\_id*, *k\_write\_strobe* signal goes active.

# out\_port interface

With an output instruction, the data on out\_port is only available during the execution of the instruction. We need to register all output data because we need to use it for longer than the time it is available. The picoblaze processor provides us with a write\_strobe and k\_write\_strobe signal to help us with this. These signals go high during the second clock of an output instruction to signal to our fabric logic that valid information is on out\_port

We should only write to our output registers if 1) write\_strobe or k\_write\_strobe is true and 2) if the correct port\_id is being driven by the processor:



# out\_port Interface in the top design divider\_4\_top.v

- The fabric logic for the outputs in the previous slide is implemented in the 4-bit divider top design with the following clocked always block:

```
207 always @(posedge board_clk)
208 begin
209     // 'write_strobe' is used to qualify all writes to general output ports using OUTPUT.
210     if (write_strobe == 1'b1)
211     begin
212         if (port_id[0] == 1'b0) begin
213             {Quotient, Remainder} <= out_port;
214         end
215     end
216
217     // 'k_write_strobe' is used to qualify all writes to general output ports using OUTPUTK.
218     if (k_write_strobe == 1'b1)
219     begin
220         // Write to output_port at port address 01
221         if (port_id[0] == 1'b1)
222         begin
223             Done <= out_port[0];
224             Qi <= out_port[1];
225             Qc <= out_port[2];
226             Qd <= out_port[3];
227         end
228     end
229 end
```

## out\_port Interface in the top design divider\_8\_top.v

- You need to expand this in your 8-bit design, as the Quotient and Remainder are now each 8-bit and each have their own port\_id

# SSD Display


- In the 4-bit design, we only use 4 SSD's to display the 4-bit Dividend, Divisor, Quotient and Remainder
- In your 8-bit design, you will need all 8 SSD's, using 2 SSD's for each of the 4 values we need to display
- How does this affect our scanning mechanism?
  - Instead of using 2 bits of Div\_clk for the scan clock, we now need 3 bits.
  - The 2-to-4 decoder used to drive the 4 anodes needs to be expanded to a 3-to-8 decoder to drive all 8 anodes
  - The 4-bit wide 4-to-1 mux used to select the SSD information needs to be expanded to 4-bit wide 8-to-1 mux.
- Refer to the test\_nexys4\_verilog design that you went through before

### 3.3 Design discussion related to

```
-- divider_4_top_simulation.v  
-- divider_4_top_simulation_tb.v
```

- Substantial discussion is provided in the files themselves.
- Issues related to the length of the START and ACK pulses
- Waiting for the picoblaze processor to receive the stimulus and waiting for the picoblaze to report results to us.
- In the introduction video we discussed these aspects at length.

## 4.1 Simulation output results file extract



The screenshot shows a window titled 'results\_divider\_4.txt' with the following content:

```
1 Reporting from the Qd Done state
2 Xin: 7 Yin: 2 Quotient: 3 Remainder: 1
3 It took          73 clocks to compute the quotient
4 Reporting from the Qd Done state
5 Xin:15 Yin: 3 Quotient: 5 Remainder: 0
6 It took          109 clocks to compute the quotient
7 Reporting from the Qd Done state
8 Xin:14 Yin: 4 Quotient: 3 Remainder: 2
9 It took          73 clocks to compute the quotient
```

## 4.2 Simulation DIET extract


DIET = Dynamic Instruction Execution Trace

divider_8_top.v								
prom_divider_4.psm								
prom_divider_8.psm								
divider_4_top_simulation_tb.v								
divider_8_top_simulation_tb.v								
divider_8_top_simulation.v								
results_divider_8.txt								
instruction_trace_divider_8.txt								
1	Addr: 000	Instr: 2b022	OUTPUTK 02, 2	Dividend_Remainder_s0: 00	Divider_s1: 00	Quotient_s2: 00	Control_s4: 00	cc: 26
2	Addr: 001	Instr: 09000	INPUT s0, 00	Dividend_Remainder_s0: 46	Divider_s1: 00	Quotient_s2: 00	Control_s4: 00	cc: 28
3	Addr: 002	Instr: 09101	INPUT s1, 01	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 30
4	Addr: 003	Instr: 01200	LOAD s2, 00	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 32
5	Addr: 004	Instr: 2d200	OUTPUT s2, 00	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 34
6	Addr: 005	Instr: 2d001	OUTPUT s0, 01	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 36
7	Addr: 006	Instr: 09402	INPUT s4, 02	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 38
8	Addr: 007	Instr: 03402	AND s4, 02	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 40
9	Addr: 008	Instr: 32000	JUMP Z, 000	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 42
10	Addr: 000	Instr: 2b022	OUTPUTK 02, 2	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 44
11	Addr: 001	Instr: 09000	INPUT s0, 00	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 46
12	Addr: 002	Instr: 09101	INPUT s1, 01	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 48
13	Addr: 003	Instr: 01200	LOAD s2, 00	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 50
14	Addr: 004	Instr: 2d200	OUTPUT s2, 00	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 52
15	Addr: 005	Instr: 2d001	OUTPUT s0, 01	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 00	cc: 54
16	Addr: 006	Instr: 09402	INPUT s4, 02	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 02	cc: 56
17	Addr: 007	Instr: 03402	AND s4, 02	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 02	cc: 58
18	Addr: 008	Instr: 32000	JUMP Z, 000	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 02	cc: 60
19	Addr: 009	Instr: 2200a	JUMP 00A	Dividend_Remainder_s0: 46	Divider_s1: 14	Quotient_s2: 00	Control_s4: 02	cc: 62



## 5.1 Demonstrate to your TA/Mentor

Demonstrate working of your 8-bit divider in simulation and on the FPGA board to your TA/Mentor and show your project directory `Divider_Pico_N4_8bit` to him/her.



Submit files on Unix as per the following posting on the Bb on the next page

## 5.2 Blackboard posting and Files for submission

Given a completed Picoblaze-based 4-bit divider, design, implement, and simulate a Picoblaze-based 8-bit divider

Directory: [http://ee-classes.usc.edu/ee254/ee254/lab\\_manual/PicoBlaze/Divider\\_Pico\\_N4](http://ee-classes.usc.edu/ee254/ee254/lab_manual/PicoBlaze/Divider_Pico_N4)

Assignment pdf: [PicoBlaze Divider handout.pdf](#)

Videos (more may be added) 1. [Divider Pico N4 4bit xsim operation.mp4](#)

Two .zip files to be downloaded and extracted into C:\Xilinx\_projects:

A completed 4-bit divider design: [Divider\\_Pico\\_N4\\_4bit.zip](#)

An incomplete 8-bit divider design: [Divider\\_Pico\\_N4\\_8bit.zip](#)

Both designs contain TA's completed .bit files (with dot points glowing on SSDs).

The incomplete 8bit zip file also contains a completed .xdc file and a completed .wcfg file.

General reference: [PicoBlaze/Picoblaze Design Steps Demo README\\_r1.pdf](#)

Please demonstrate your completed 8-bit design to your TA. Show your simulation waveform and show your FPGA board running the 8-bit divider.

Also submit your files to the class Unix account ee201@viterbi-scf1.usc.edu or ee201@viterbi-scf2.usc.edu using the following submit command

```
submit -user ee201 -tag Divider_Pico_N4_8bit prom_divider_8.psm divider_8_top.v divider_8_top_simulation.v divider_8_top_simulation_tb.v  
instruction_trace_divider_8.txt results_divider_8.txt names.txt
```

The last two text (.txt) files can be found in the following project subdirectory after you finish simulation.

C:\Xilinx\_projects\Divider\_Pico\_N4\_8bit\synthesis\synthesis.sim\sim\_1\behav\xsim

Please exit simulation. Then only the results\_divider\_8.txt file gets populated. Until then it remains empty.