

Project 2 Team Report

Group 9

November 12, 2020

**Introduction to Computer Organization
VE370**

Lu Dongyun	518370910171
Liang Jinghao	518370910014
Lu Mingxuan	518021911166
Zhang Zhixing	518370910067

Contents

1	Introduction	3
2	Procedure	3
2.1	Pipelined CPU Design	3
2.2	Strategy Logic to handle data hazards	3
2.3	Test Plan	3
3	Simulation	3
3.1	Architecture without Data Hazard caused by beq instruction	3
3.2	Architecture with Data Hazard caused by beq instruction	3
4	Conclusion	3
	Appendix A: Complete Code	3
	Appendix B: RTL schematic of pipeline CPU	3