







TLV1117LV

ZHCS055C - MAY 2011 - REVISED JANUARY 2023

TLV1117LV 1A、固定正电压、低压降稳压器

1 特性

• 典型精度:1.5%

低 Io: 100 μA(最大值)

- 比标准 1117 器件低 500 倍

• V_{IN}: 2 V 至 5.5 V

- V_{IN} 绝对最大值:6V

• 输出电流为 0mA 时运行稳定

• 低压降: VOUT = 3.3V, 1A 时为 455mV

• 高 PSRR: 1kHz 时为 65dB

• 最小额定电流限制:1.1A

• 与具有成本效益的陶瓷电容器一起工作时运行稳

- 等效串联电阻 (ESR) 为 0 Ω

• 温度范围: -40°C至+125°C

• 热关断保护和过流保护

• 有关具有升级功能的直接替代产品,请参阅 **TLV761**

• 采用 SOT-223 封装

- 请参阅本文档末尾的*机械、封装和可订购信息* 部分,了解可用电压选项的完整列表。

2 应用

- 机顶盒
- 电视和监视器
- PC 外设、笔记本电脑、主板
- 调制解调器和其他通信产品
- 开关电源后稳压

3 说明

TLV1117LV 低压降 (LDO) 线性稳压器是普及型 TLV1117 稳压器的低输入电压版本。

TLV1117LV 是一款静态电流比传统 1117 稳压器低 500 倍的超低功耗器件,非常适合专为需要超低待机电流的 应用而设计的器件。TLV1117LV LDO 还可在 0mA 负 载电流下保持稳定;没有最低负载要求,这使得此器件 非常适合于必须在待机时为极小负载供电,同时又可在 正常工作期间提供大约 1A 大电流的应用。TLV1117LV 可提供出色的线路与负载瞬态性能,从而可在负载电流 要求由不足 1mA 变为超过 500mA 时产生幅值极低的 下冲与过冲输出电压。

高精度带隙与误差放大器支持 1.5% 的精度。凭借超高 电源抑制比 (PSRR),该器件适用于开关稳压器的后稳 压操作。其它重要特性还包括低输出噪声与低压降电压


该器件可通过内部补偿,在使用 0 Ω ESR 电容器时保 持稳定。这些重要优势可实现对低成本小型陶瓷电容器 的使用。此外,在必要时还可使用具有较高偏置电压和 温度降额的低成本电容器。

TLV1117LV 采用 SOT-223 封装。

封装信息

| - 4 · 4 · 1 · | | | | | | |
|---------------|---------------------|-----------------|--|--|--|--|
| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸(标称值) | | | | |
| TLV1117LV | DCY (SOT-223 , 4) | 6.50mm × 3.50mm | | | | |

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



典型应用电路



Table of Contents

| 1 特性 | 1 | 8 Application and Implementation | 13 |
|--------------------------------------|---|---|----|
| 2 应用 | | 8.1 Application Information | 13 |
| 3 说明 | | 8.2 Typical Application | 13 |
| 4 Revision History | | 8.3 Best Design Practices | 14 |
| 5 Pin Configuration and Functions | | 8.4 Power Supply Recommendations | 14 |
| 6 Specifications | | 8.5 Layout | 14 |
| 6.1 Absolute Maximum Ratings | | 9 Device and Documentation Support | 16 |
| 6.2 ESD Ratings | | 9.1 Device Support | 16 |
| 6.3 Recommended Operating Conditions | | 9.2 Documentation Support | 16 |
| 6.4 Thermal Information | | 9.3 接收文档更新通知 | 16 |
| 6.5 Electrical Characteristics | | 9.4 支持资源 | 16 |
| 6.6 Typical Characteristics | | 9.5 Trademarks | |
| 7 Detailed Description | | 9.6 静电放电警告 | 16 |
| 7.1 Overview | | 9.7 术语表 | |
| 7.2 Functional Block Diagram | | 10 Mechanical, Packaging, and Orderable | |
| 7.3 Feature Description | | Information | 17 |
| 7.4 Device Functional Modes | | | |

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

| CI | Changes from Revision B (January 2015) to Revision C (January 2023) | | | | |
|----|--|------|--|--|--|
| • | 向特性部分添加了直接替代产品项目符号 | | | | |
| CI | hanges from Revision A (September 2011) to Revision B (January 2015) | Page | | | |
| | 添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、 件和文档支持部分以及机械、封装和可订购信息部分 | 1 | | | |
| | 替换了首页图片 Deleted <i>Dissipation Ratings</i> table | | | | |



5 Pin Configuration and Functions




图 5-1. DCY Package, 4 Pins (SOT-223) (Top View)

表 5-1. Pin Functions

| PIN | | I/O | DESCRIPTION | |
|------|--------|-----|--|--|
| NAME | NO. | 1/0 | DEGORIF HON | |
| IN | 3 | I | Input pin. See the Input and Output Capacitor Requirements section for more details. | |
| OUT | 2, Tab | 0 | Regulated output voltage pin. See the <i>Input and Output Capacitor Requirements</i> section for more details. | |
| GND | 1 | _ | Ground pin. | |



6 Specifications

6.1 Absolute Maximum Ratings

at $T_J = 25$ °C (unless otherwise noted); all voltages are with respect to GND⁽¹⁾

| | | MIN | MAX | UNIT |
|------------------------------------|------------------------------------|------------|---------------|------|
| Voltage | V _{IN} | - 0.3 | 6 | V |
| Voltage | V _{OUT} | - 0.3 | 6 | V |
| Current | Гоит | Internally | y limited | |
| Output short-circuit duration | | Indefinite | | |
| Continuous total power dissipation | P _{DISS} | See Therma | I Information | |
| Tomporaturo | Operating junction, T _J | - 55 | 150 | °C |
| Temperature | Storage, T _{stg} | - 55 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT | |
|--------------------|---|--|-------|------|--|
| V | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | | ±2000 | V/ | |
| V _(ESD) | Liectiostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | ±500 | V | |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|------------------|----------------|-----|---------|------|
| V _{IN} | Input voltage | 2 | 5.5 | V |
| V _{OUT} | Output voltage | 0 | 5.5 | V |
| I _{OUT} | Output current | 0 | 1 | Α |

6.4 Thermal Information

| | | TLV1117LV | |
|------------------------|--|---------------|------|
| | THERMAL METRIC ⁽¹⁾ | DCY (SOT-223) | UNIT |
| | | 4 PINS | |
| R ₀ JA | Junction-to-ambient thermal resistance | 62.9 | °C/W |
| θ JCtop | Junction-to-case (top) thermal resistance | 47.2 | °C/W |
| R _{θ JC(top)} | Junction-to-board thermal resistance | 12 | °C/W |
| ψJT | Junction-to-top characterization parameter | 6.1 | °C/W |
| ∮ ЈВ | Junction-to-board characterization parameter | 11.9 | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

Product Folder Links: TLV1117LV

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.5 Electrical Characteristics

at V_{IN} = $V_{OUT(nom)}$ + 1.5 V; I_{OUT} = 10 mA, C_{OUT} = 1.0 μ F, and T_A = 25°C (unless otherwise noted)


| PARAMETER | | TEST CONDITIONS | | | MIN | TYP | MAX | UNIT |
|---------------------------|--------------------------------|--|--|---------------------------|------|------|-----|---------------|
| V _{IN} | Input voltage | | | | 2 | | 5.5 | V |
| | | V _{OUT} > 2 V | | - 1.5% | | 1.5% | | |
| V _{OUT} | DC output accuracy | 1.5 V ≤ V _{OUT} < 2 V | | - 2% | | 2% | | |
| | accuracy | 1.2 V ≤ V _{OUT} < 1.5 | 5 V | | - 40 | | 40 | mV |
| Δ V _{OUT(Δ VIN)} | Line regulation | V _{OUT(nom)} + 0.5 V ≤ | \leq V _{IN} \leq 5.5 V, I _{OUT} | - = 10 mA | | 1 | 5 | mV |
| Δ V _{OUT(ΔIOUT)} | Load regulation | 0 mA ≤ I _{OUT} ≤ 1 A | Ą | | | 1 | 35 | mV |
| | | | | I _{OUT} = 200 mA | | 115 | | |
| | | | | I _{OUT} = 500 mA | | 285 | | |
| | | | V _{OUT} < 3.3 V | I _{OUT} = 800 mA | | 455 | | mV |
| V | Dropout voltage ⁽¹⁾ | V _{IN} = 0.98 × | | I _{OUT} = 1 A | | 570 | 800 | |
| V_{DO} | Diopout voltage(*) | V _{OUT(nom)} | | I _{OUT} = 200 mA | | 90 | | IIIV |
| | | | $V_{OUT}\geqslant 3.3 \text{ V}$ | I _{OUT} = 500 mA | | 230 | | |
| | | | | I _{OUT} = 800 mA | | 365 | | |
| | | | | I _{OUT} = 1 A | | 455 | 700 | |
| I _{CL} | Output current limit | $V_{OUT} = 0.9 \times V_{OUT}$ | nom) | | 1.1 | | | Α |
| IQ | Quiescent current | I _{OUT} = 0 mA | OUT = 0 mA | | | 50 | 100 | μА |
| PSRR | Power-supply rejection ratio | V _{IN} = 3.3 V, V _{OUT} = I _{OUT} = 500 mA, f = | | | | 65 | | dB |
| V _n | Output noise voltage | BW = 10 Hz to 100 I _{OUT} = 500 mA | BW = 10 Hz to 100 kHz, V _{IN} = 2.8 V, V _{OUT} = 1.8 V, I _{OUT} = 500 mA | | | 60 | | μV_{RMS} |
| t _{STR} | Start-up time ⁽²⁾ | C _{OUT} = 1.0 μF, I _{OUT} = 1 A | | | | 100 | | μs |
| UVLO | Undervoltage lockout | V _{IN} rising | | | | 1.95 | | V |
| - | Thermal shutdown | Shutdown, temperature increasing | | | 165 | | °C | |
| T _{SD} | temperature | Reset, temperature decreasing | | | | 145 | | °C |
| TJ | Operating junction temperature | | | | | | 125 | °C |

 ⁽¹⁾ V_{DO} is measured for devices with V_{OUT(nom)} = 2.5 V so that V_{IN} = 2.45 V.
 (2) Start-up time = time from when V_{IN} asserts to when output is sustained at a value greater than or equal to 0.98 × V_{OUT(nom)}.



6.6 Typical Characteristics


at V_{IN} = $V_{OUT(nom)}$ + 1.5 V, I_{OUT} = 10 mA, C_{OUT} = 1.0 μ F, and T_A = 25°C (unless otherwise noted)



Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

at V_{IN} = $V_{OUT(nom)}$ + 1.5 V, I_{OUT} = 10 mA, C_{OUT} = 1.0 μ F, and T_A = 25°C (unless otherwise noted)





at V_{IN} = $V_{OUT(nom)}$ + 1.5 V, I_{OUT} = 10 mA, C_{OUT} = 1.0 μ F, and T_A = 25°C (unless otherwise noted)




Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated





at V_{IN} = $V_{OUT(nom)}$ + 1.5 V, I_{OUT} = 10 mA, C_{OUT} = 1.0 μ F, and T_A = 25°C (unless otherwise noted)





at V_{IN} = $V_{OUT(nom)}$ + 1.5 V, I_{OUT} = 10 mA, C_{OUT} = 1.0 μ F, and T_A = 25°C (unless otherwise noted)






7 Detailed Description

7.1 Overview

The TLV1117LV is a low quiescent current, high PSRR LDO capable of handling up to 1 A of load current. This device features an integrated current limit, thermal shutdown, band-gap reference, and undervoltage lockout (UVLO) circuit blocks.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The TLV1117LV internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and can be calculated by the formula: $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates ($V_{IN} - V_{OUT}$) × I_{LIMIT} until thermal shutdown is triggered and the device turns off. When the device cools down, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Protection* section for more details.

The PMOS pass transistor in the TLV1117LV has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited; if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

7.3.2 Dropout Voltage

The TLV1117LV uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass transistor is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass transistor. V_{DO} scales approximately with output current because the PMOS transistor behaves like a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded when $(V_{IN} - V_{OUT})$ approaches dropout.

7.3.3 Undervoltage Lockout

The TLV1117LV uses an undervoltage lockout (UVLO) circuit to keep the output shut off until internal circuitry is operating properly.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- · The input voltage is greater than the nominal output voltage added to the dropout voltage
- · The output current is less than the current limit
- The device die temperature is lower than the thermal shutdown temperature

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass transistor is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

表 7-1 shows the conditions that lead to the different modes of operation.

表 7-1. Device Functional Mode Comparison

| | PARAMETER | | | |
|----------------|--|------------------------------------|--|--|
| OPERATING MODE | V _{IN} | I _{OUT} | | |
| Normal mode | V _{IN} > V _{OUT (nom)} + V _{DO} | I _{OUT} < I _{CL} | | |
| Dropout mode | V _{IN} < V _{OUT (nom)} + V _{DO} | I _{OUT} < I _{CL} | | |

Product Folder Links: TLV1117LV

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The TLV1117LV is a low quiescent current linear regulator designed for high current applications. Unlike typical high current linear regulators, the TLV1117LV consumes significantly less quiescent current. This device delivers excellent line and load transient performance. The device is low noise, and exhibits a very good PSRR. As a result, this device is designed for high current applications that require very sensitive power-supply rails.

This regulators offer both current limit and thermal protection. The operating junction temperature range of the device is -40°C to +125°C.

8.2 Typical Application

8-1 shows a typical application circuit.




图 8-1. Typical Application Circuit

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as the input parameters.

表 8-1. Design Parameters

| PARAMETER | DESIGN REQUIREMENT |
|----------------|--------------------|
| Input voltage | 2.5 V to 3.3 V |
| Output voltage | 1.8 V |
| Output current | 500 mA |

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

For stability, 1.0- μ F ceramic capacitors are required at the output. Higher-valued capacitors improve transient performance. Use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. Unlike traditional linear regulators that need a minimum ESR for stability, the TLV1117LV is specified to be stable with no ESR. Therefore, cost-effective ceramic capacitors can be used with this device. Effective output capacitance that takes bias, temperature, and aging effects into consideration must be greater than 0.5 μ F to ensure stability of the device.


Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1- μ F to 1.0- μ F, low-ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor can be necessary if large, fast rise-time load transients are anticipated, or if the device is not located physically

close to the power source. If source impedance is greater than 2 $\,^{\Omega}$, a 0.1- $\,^{\mu}$ F input capacitor can also be necessary to ensure stability.

8.2.2.2 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude.

8.2.3 Application Curves



8.3 Best Design Practices

Place input and output capacitors as close to the device as possible.

Use a ceramic output capacitor.

Do not use an electrolytic output capacitor.

Do not exceed the device absolute maximum ratings.

8.4 Power Supply Recommendations

Connect a low output impedance power supply directly to the INPUT pin of the TLV1117LV. Inductive impedances between the input supply and the INPUT pin can create significant voltage excursions at the INPUT pin during start-up or load transient events.

8.5 Layout

8.5.1 Layout Guidelines

Place input and output capacitors as close to the device pins as possible. To improve characteristic AC performance (such as PSRR, output noise, and transient response), design the board with separate ground planes for V_{IN} and V_{OUT} , with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor must be connected directly to the GND pin of the device. Higher value ESR capacitors can degrade PSRR performance.

8.5.1.1 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting the regulator from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety

in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The internal protection circuitry of the TLV1117LV is designed to protect against overload conditions. This circuitry is not intended to replace proper heat sinking. Continuously running the TLV1117LV into thermal shutdown degrades device reliability.

8.5.1.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in 方程式 1:

$$P_{D} = (V_{IN} - V_{OUT}) I_{OUT}$$

$$(1)$$

8.5.2 Layout Example




图 8-4. Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV1117LV. The TLV1117LV33EVM-714 evaluation module (and related user's guide) can be requested at the TI website through the product folders or purchased directly from the TI eStore.

9.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TLV1117LV is available through the product folders under *Tools & Software*.

9.1.2 Device Nomenclature

表 9-1. Available Options⁽¹⁾

| PRODUCT | V _{OUT} |
|-------------------------|--|
| TLV1117LV xxyyyz | xx is the nominal output voltage (for example 33 = 3.3 V). yyy is the package designator. z is the package quantity. |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, TLV1117LVxxEVM-714 Evaluation Module user's guide

9.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

www.ti.com 19-Apr-2024

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| TLV1117LV12DCYR | ACTIVE | SOT-223 | DCY | 4 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | SI | Samples |
| TLV1117LV12DCYT | LIFEBUY | SOT-223 | DCY | 4 | 250 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | SI | |
| TLV1117LV15DCYR | ACTIVE | SOT-223 | DCY | 4 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | VR | Samples |
| TLV1117LV15DCYT | LIFEBUY | SOT-223 | DCY | 4 | 250 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | VR | |
| TLV1117LV18DCYR | ACTIVE | SOT-223 | DCY | 4 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | SH | Samples |
| TLV1117LV18DCYT | ACTIVE | SOT-223 | DCY | 4 | 250 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | SH | Samples |
| TLV1117LV25DCYR | ACTIVE | SOT-223 | DCY | 4 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | VS | Samples |
| TLV1117LV25DCYT | ACTIVE | SOT-223 | DCY | 4 | 250 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | VS | Samples |
| TLV1117LV28DCYR | ACTIVE | SOT-223 | DCY | 4 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | VT | Samples |
| TLV1117LV30DCYR | ACTIVE | SOT-223 | DCY | 4 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | VU | Samples |
| TLV1117LV30DCYT | LIFEBUY | SOT-223 | DCY | 4 | 250 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | VU | |
| TLV1117LV33DCYR | ACTIVE | SOT-223 | DCY | 4 | 2500 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | TJ | Samples |
| TLV1117LV33DCYT | LIFEBUY | SOT-223 | DCY | 4 | 250 | RoHS & Green | SN | Level-1-260C-UNLIM | -40 to 125 | TJ | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 19-Apr-2024

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 20-Apr-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV1117LV12DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.0 | 7.42 | 2.0 | 8.0 | 12.0 | Q3 |
| TLV1117LV12DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV12DCYT | SOT-223 | DCY | 4 | 250 | 180.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV12DCYT | SOT-223 | DCY | 4 | 250 | 330.0 | 12.4 | 7.0 | 7.42 | 2.0 | 8.0 | 12.0 | Q3 |
| TLV1117LV15DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV15DCYT | SOT-223 | DCY | 4 | 250 | 180.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV18DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV18DCYT | SOT-223 | DCY | 4 | 250 | 180.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV25DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV25DCYT | SOT-223 | DCY | 4 | 250 | 180.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV28DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV30DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV30DCYT | SOT-223 | DCY | 4 | 250 | 180.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV33DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |
| TLV1117LV33DCYR | SOT-223 | DCY | 4 | 2500 | 330.0 | 12.4 | 7.0 | 7.42 | 2.0 | 8.0 | 12.0 | Q3 |
| TLV1117LV33DCYT | SOT-223 | DCY | 4 | 250 | 330.0 | 12.4 | 7.05 | 7.4 | 1.9 | 8.0 | 12.0 | Q3 |



PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2024

| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|-----------------|-----------------|--------------------|---|-----|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ĺ | TLV1117LV33DCYT | SOT-223 | DCY | 4 | 250 | 330.0 | 12.4 | 7.0 | 7.42 | 2.0 | 8.0 | 12.0 | Q3 |



www.ti.com 20-Apr-2024



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV1117LV12DCYR | SOT-223 | DCY | 4 | 2500 | 350.0 | 334.0 | 47.0 |
| TLV1117LV12DCYR | SOT-223 | DCY | 4 | 2500 | 340.0 | 340.0 | 38.0 |
| TLV1117LV12DCYT | SOT-223 | DCY | 4 | 250 | 340.0 | 340.0 | 38.0 |
| TLV1117LV12DCYT | SOT-223 | DCY | 4 | 250 | 350.0 | 334.0 | 47.0 |
| TLV1117LV15DCYR | SOT-223 | DCY | 4 | 2500 | 340.0 | 340.0 | 38.0 |
| TLV1117LV15DCYT | SOT-223 | DCY | 4 | 250 | 340.0 | 340.0 | 38.0 |
| TLV1117LV18DCYR | SOT-223 | DCY | 4 | 2500 | 340.0 | 340.0 | 38.0 |
| TLV1117LV18DCYT | SOT-223 | DCY | 4 | 250 | 340.0 | 340.0 | 38.0 |
| TLV1117LV25DCYR | SOT-223 | DCY | 4 | 2500 | 340.0 | 340.0 | 38.0 |
| TLV1117LV25DCYT | SOT-223 | DCY | 4 | 250 | 340.0 | 340.0 | 38.0 |
| TLV1117LV28DCYR | SOT-223 | DCY | 4 | 2500 | 340.0 | 340.0 | 38.0 |
| TLV1117LV30DCYR | SOT-223 | DCY | 4 | 2500 | 340.0 | 340.0 | 38.0 |
| TLV1117LV30DCYT | SOT-223 | DCY | 4 | 250 | 340.0 | 340.0 | 38.0 |
| TLV1117LV33DCYR | SOT-223 | DCY | 4 | 2500 | 340.0 | 340.0 | 38.0 |
| TLV1117LV33DCYR | SOT-223 | DCY | 4 | 2500 | 350.0 | 334.0 | 47.0 |
| TLV1117LV33DCYT | SOT-223 | DCY | 4 | 250 | 340.0 | 340.0 | 38.0 |
| TLV1117LV33DCYT | SOT-223 | DCY | 4 | 250 | 350.0 | 334.0 | 47.0 |

DCY (R-PDSO-G4)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters (inches).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC TO-261 Variation AA.

DCY (R-PDSO-G4)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil recommendations. Refer to IPC 7525 for stencil design considerations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司