

Aichip


學號：N26091542

姓名：張奕翔


B matrix memory

A
M
A
T
R
I
X

M
E
M
O
R
Y




Mac設計



使用output stationary

Partial sum is accumulated
with the macs

CLOCK 1



CLOCK 2

a_{12} b_{21}	a_{11} b_{12}	0	0
a_{21} b_{11}	0	0	0
0	0	0	0
0	0	0	0

CLOCK 3

a_{13} b_{31}	a_{12} b_{22}	a_{11} b_{13}	0
a_{22} b_{21}	a_{21} b_{12}	0	0

a_{31} b_{11}	0	0	0
0	0	0	0

CLOCK 4

a_{14} b_{41}	a_{13} b_{32}	a_{12} b_{23}	a_{11} b_{14}
a_{23} b_{31}	a_{22} b_{22}	a_{21} b_{13}	0
a_{32} b_{21}	a_{31} b_{12}	0	0
a_{41} b_{11}	0	0	0

以上為 data flow and
TPU Architecture