# Computer Organization and Design EGRE 426

**Sherif Abdelwahed** 

Lab 4 Guide

Department of Electrical and Computer Engineering Virginia Commonwealth University

# Lab 4

Goal: Design a 16-bit single cycle RISC processor and simulate it. 2 students per team

## **Main Steps:**

- 1. Design Instruction Sets
- 2. Clocking Methodology and Datapath Components
- 3. Assemble Datapath
- 4. Analyze the implementation of each instruction
- 5. Design Control Unit
- 6. Write a simulator in VHDL (default) or C/C++, Java, Python (if I gave you a permission) and run the test program.

# Step 1 (Proposal)

### ADD and SUB

- □ add rd, rs, rt
- □ sub rd, rs, rt

31	26	21	16	11	6	0
	op	rs	rt	rd	shamt	funct
	6 hits	5 hits	5 hits	5 hits	5 hits	6 hits

### OR immediate:

□ ori rt, rs, im16

## Set less than immediate:


- □ slti rt, rs, im16
- LOAD and STORE word
  - □ lw rt, im16(rs)
  - $\square$  sw rt, im16(rs)


## **Branch**

□ beq rs, rt, im16

## Jump


□ J add<sub>26</sub>






Minimum 15 instructions. Bonus if you add new instructions

Step 2-6



# Step 6.1

# Write a Simulator and test a Pseudocode with your assembly




#### The input to the simulator:

- Translate the pseudo code (the test program) into your assembly language and binary machine code (By hand. Do not implement a compiler);
- Put the binary machine code into your memory (instructions); and
- Put the provided data into your memory and register file.

#### The output of the simulator:

- Initial contents: Instructions and data of the memory and register file before program running.
- Contents after each loop, n loops in total: data of the memory and register file (not instructions).

# Step 6.2



# Step 6.3

## Check the sample code for the simulator

Code the FSM in or VHDL (default) or C/C++, Java, Python. Sample code (C++) is shown below for the ALU as an example.

```
void ALU() {
                                case 0x000a://sltu
switch(opcode) {
                                   if ((unsigned word)A < (unsigned word)B)</pre>
   case 0x0001: //add
                                       ALUOut = 1;
       ALUOut = A + B;
                                   else
       break;
                                       ALUOut = 0;
   case 0x0003: //and
                                   break;
       ALUOut = A \& B;
                                case 0x000b://addi
                                   ALUOut = A + sign extend5to16((IR & 0x001F));
       break;
   case 0x0005: //mult
                                   break;
       ALUOut = high(A,B);
                                case 0x000c://subi
                                   ALUOut = A - sign extend5to16((IR & 0x001F));
       break;
   case 0x000a://slt
                                   break;
       if (A < B)
                                case 0x0010://sw
          ALUOut = 1;
                                   ALUOut = A + sign extend5to16((IR & 0x001F));
       else
                                   break;
          ALUOut = 0;
                                default:
       break;
                                   break;
```