

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  entity negationTB is
6  end entity;
7
8  architecture behavior of negationTB is
9      constant TIME_DELAY : time := 20 ns;
10     constant NUM_VALS : integer := 3;
11
12
13     type A_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(15 downto 0);
14     type B_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(15 downto 0);
15     type C_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(15 downto 0);
16     type mode_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(2 downto 0);
17     type Zero_array is array(0 to (NUM_VALS - 1)) of std_logic;
18     type OE_array is array(0 to (NUM_VALS - 1)) of std_logic;
19     type Cout_array is array(0 to (NUM_VALS - 1)) of std_logic;
20
21     -- Expected input and output data.
22     -- full zeros
23     -- positive negation
24     -- negative negation
25
26     constant A_vals : A_array := (B"0000_0000_0000_0000",
27                                     B"0000_0000_0001_0000",
28                                     B"1111_1111_1111_0000");
29
30     constant B_vals : B_array := (B"0000_0000_0000_0000",
31                                     B"0000_0001_0001_0000",
32                                     B"1000_0101_0000_0000");
33
34
35
36     constant mode_vals : mode_array := (B"010",
37                                           B"010",
38                                           B"010");
39
40     constant Zero_vals : Zero_array := ('1','0','0');
41
42     constant OE_vals : OE_array := ('1','1','1');
43
44     constant Cout_vals : Cout_array := ('0','0','0');
45
46     constant C_vals : C_array := (B"0000_0000_0000_0000",
47                                     B"1111_1111_1111_0000",
48                                     B"0000_0000_0001_0000");
49
50
51     signal A_sig : std_logic_vector(15 downto 0);
52     signal B_sig : std_logic_vector(15 downto 0);
53     signal C_sig : std_logic_vector(15 downto 0);
54     signal mode_sig : std_logic_vector(2 downto 0);
55     signal Zero_sig : std_logic;
56     signal OE_sig : std_logic;
57     signal Cout_sig : std_logic;
58
59 begin
60
61     DUT : entity work.ALU(behavioral)
62         port map(A => A_sig,
63                 B => B_sig,
64                 C => C_sig,
65                 Mode => mode_sig,
66                 Zero => Zero_sig,
67                 OE => OE_sig,
68                 Cout => Cout_sig);
69

```

```

70 stimulus : process
71 begin
72   for i in 0 to (NUM_VALS - 1) loop
73     A_sig <= A_vals(i);
74     B_sig <= B_vals(i);
75     C_sig <= C_vals(i);
76     mode_sig <= mode_vals(i);
77     OE_sig <= OE_vals(i);
78     wait for TIME_DELAY;
79   end loop;
80   wait;
81 end process stimulus;
82
83 monitor : process
84   variable i : integer := 0;
85 begin
86   wait for TIME_DELAY/4;
87   while (i < NUM_VALS) loop
88     assert C_sig = C_vals(i)
89       report "C value is incorrect."
90       severity error;
91
92     assert Zero_sig = Zero_vals(i)
93       report "Zero value is incorrect."
94       severity error;
95
96     wait for TIME_DELAY/2;
97
98     assert Cout_sig = Cout_vals(i)
99       report "Cout value is incorrect."
100      severity error;
101
102     i := i + 1;
103     wait for TIME_DELAY/2;
104   end loop;
105   wait;
106 end process monitor;
107
108 end behavior;
109

```