```
library IEEE;
     use IEEE.std logic 1164.all;
 3
     use IEEE.numeric std.all;
 4
 5
     entity orTB is
 6
     end entity;
 7
8
     architecture behavior of orTB is
9
       constant TIME DELAY : time := 20 ns;
10
       constant NUM VALS : integer := 4;
11
12
13
       type A array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
       type B array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
14
       type C array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
15
16
       type mode array is array(0 to (NUM VALS - 1)) of std logic vector(2 downto 0);
       type Zero_array is array(0 to (NUM_VALS - 1)) of std logic;
17
18
       type OE array is array(0 to (NUM VALS - 1)) of std logic;
19
       type Cout array is array(0 to (NUM_VALS - 1)) of std_logic;
20
21
       -- positive and negative
22
       -- negative and positive
23
       -- two full zeros
24
       -- result is odd
25
26
       constant A vals : A array := (B"0000 0000 0001 0000",
27
                                      B"1111_1111_1111_1111",
28
                                      B"0000_0000_0000_0000",
29
                                      B"0000 0000 0000 0010");
30
31
32
       constant B vals : B array := (B"1111 1111 1111 0100",
                                      B"0000 0000 0000 1000",
33
                                      B"0000 0000 0000 0000",
34
35
                                      B"0000 0000 0000 0001");
36
37
38
39
       constant mode vals : mode array := (B"101",
                                            B"101",
40
41
                                            B"101",
42
                                            B"101");
43
44
       constant Zero_vals : Zero_array := ('0','0','1','0');
45
       constant OE_vals : OE_array := ('1','1','1','1');
46
47
48
       constant Cout vals : Cout array := ('0','1','0','1');
49
50
       constant C_vals : C_array := (B"1111_1111_1111_0100",
51
                                      B"1111_1111_1111_1111",
52
                                      B"0000 0000 0000 0000",
53
                                      B"0000 0000 0000 0011");
54
55
56
57
       signal A sig : std logic vector(15 downto 0);
58
       signal B sig : std logic vector(15 downto 0);
       signal C sig : std_logic_vector(15 downto 0);
59
60
       signal mode_sig : std_logic_vector(2 downto 0);
61
       signal Zero_sig : std_logic;
62
       signal OE sig : std logic;
63
       signal Cout sig : std logic;
64
65
    begin
66
67
       DUT : entity work.ALU(behavioral)
68
         port map(A => A sig,
                  B => B sig,
69
```

```
C => C_sig,
 71
                    Mode => mode sig,
 72
                    Zero => Zero sig,
 73
                    OE => OE sig,
 74
                    Cout => Cout sig);
 75
 76
        stimulus : process
 77
        begin
 78
          for i in 0 to (NUM VALS - 1) loop
 79
            A sig <= A vals(i);
 80
             B sig <= B vals(i);
 81
             --C sig <= C vals(i);
 82
            mode sig <= mode vals(i);</pre>
 83
             OE sig <= OE vals(i);
             wait for TIME DELAY;
 84
 85
          end loop;
 86
          wait;
 87
        end process stimulus;
 88
 89
        monitor : process
 90
          variable i : integer := 0;
 91
        begin
 92
          wait for TIME DELAY/4;
 93
          while (i < NUM VALS) loop</pre>
            assert C_sig = C_vals(i)
  report "C value is incorrect."
 94
 95
 96
               severity error;
 97
 98
             assert Zero_sig = Zero_vals(i)
 99
               report "Zero value is incorrect."
100
               severity error;
101
102
             wait for TIME DELAY/2;
103
104
             assert Cout_sig = Cout_vals(i)
105
               report "Cout value is incorrect."
106
               severity error;
107
108
             i := i + 1;
109
             wait for TIME DELAY/2;
110
          end loop;
111
          wait;
112
        end process monitor;
113
114
      end behavior;
115
```