EGRE 365

Digital Systems

In Class Assignment 2

Lab Section: Wednesday 10 AM

Lab Date:October 23, 2024

Report Date: October 23, 2024

Author: Brandon Frazier

Pledge: On my honor, We have neither given nor received unauthorized aid on this assignment.

Signed: Brandon Frazier

State Machine Design:

```
22
       library IEEE;
       use IEEE.STD LOGIC 1164.ALL;
23
24
25
       entity ica1SM is
      Port (x, clk, rst: in std_logic;
26
27
          z: out std_logic);
28
       end icalSM;
29
       architecture Behavioral of icalSM is
30
31
          type stateType is (S0, S1, S2, S3, S4);
             signal presentState, nextState : stateType;
32
33
      □ begin
34
      clockProc : process(clk, rst)
35
36
       begin
           if(rst = '1') then
37
               presentState <= S0;
38
                 --nextState <= S0;
39
       占
40
             elsif(rising edge(clk)) then
            presentState <= nextState;</pre>
41
42
             end if;
       -end process clockProc;
43
44
      nextStateProc : process(presentState, x)
45
46
       begin
47
            case presentState is
48
                when S0 =>
                   if(x = '0') then
       中中
49
50
                        nextState <= S0;
51
                      nextState <= S1;
52
53
                    end if;
                when S1 =>
54
       中
55
                    if(x = '0') then
56
       F
                       nextState <= S0;
57
58
                        nextState <= S2;
59
                    end if;
                when S2 =>
60
       中中
                    if(x = '0') then
61
62
                        nextState <= S3;
63
                    else
64
                        nextState <= S2;
65
                    end if:
66
                when S3 =>
                    if(x = '0') then
67
       白
       F
68
                        nextState <= S0;
69
70
                      nextState <= S4;
71
                    end if;
72
                when S4 =>
                    if(x = '0') then
73
       中
74
                       nextState <= S0;
       占
75
76
                        nextState <= S2;
77
                    end if;
78
                end case;
79
       -end process nextStateProc;
80
      cutputProc: process(presentState)
81
82
        begin
83
           if (presentState = S4) then
       中
84
                Z <= '1';
85
       中
            else
                Z <= '0';
86
87
             end if;
88
       end process outputProc;
89
90
       Lend Behavioral;
91
```

State Machine Test Bench

```
library ieee;
 use ieee.std logic 1164.all;
entity icalTB is
Lend icalTB;
-architecture behavior of icalTB is
   signal clk sig : std logic := '0';
   signal rst sig : std logic := '0';
   signal x sig,z sig : std logic;
   constant Tperiod : time := 10 ns;
   begin
     process(clk sig)
        begin
          clk sig <= not clk sig after Tperiod/2;</pre>
     end process;
   rst sig <= '0', '1' after 2 ns, '0' after 4 ns;
   x sig <= '0', '1' after 30 ns, '0' after 40 ns, '1' after 50 ns,
   '0' after 90 ns, '0' after 110 ns, '1' after 120 ns,
   '0' after 140 ns, '1' after 150 ns, '0' after 170 ns,
   '1' after 180 ns, '0' after 190 ns;
     -- this is the component instantiation for the
      -- DUT - the device we are testing
     DUT : entity work.ica1SM(Behavioral)
        port map(clk => clk sig, rst => rst sig,
                 x \Rightarrow x \operatorname{sig}, z \Rightarrow z \operatorname{sig};
 end behavior;
```

Test Bench Run





