```
library IEEE;
     use IEEE.std logic 1164.all;
 3
     use IEEE.numeric std.all;
 4
 5
     entity negationTB is
 6
     end entity;
 7
8
     architecture behavior of negationTB is
9
       constant TIME DELAY : time := 20 ns;
10
       constant NUM VALS : integer := 3;
11
12
13
       type A array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
       type B array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
14
       type C array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
15
16
       type mode array is array(0 to (NUM VALS - 1)) of std logic vector(2 downto 0);
       type Zero_array is array(0 to (NUM_VALS - 1)) of std logic;
17
18
       type OE array is array(0 to (NUM VALS - 1)) of std logic;
19
       type Cout array is array(0 to (NUM VALS - 1)) of std logic;
20
21
       -- Expected input and output data.
22
       -- full zeros
23
       -- positive negation
24
       -- negative negation
25
26
       constant A vals : A array := (B"0000 0000 0000 0000",
27
                                       B"0000 0000 0001 0000"
28
                                       B"1111_1111_1111_0000");
29
       constant B vals : B array := (B"0000 0000 0000 0000",
30
                                       B"0000_0001_0001_0000",
31
32
                                       B"1000 0101 0000 0000");
33
34
35
36
       constant mode vals : mode array := (B"010",
37
                                             B"010",
38
                                             B"010");
39
40
       constant Zero_vals : Zero_array := ('1','0','0');
41
42
       constant OE vals : OE array := ('1','1','1');
43
44
       constant Cout vals : Cout array := ('0','0','0');
45
46
       constant C vals : C array := (B"0000 0000 0000 0000",
47
                                       B"1111 1111 1111 0000"
48
                                       B"0000 0000 0001 0000");
49
50
51
       signal A sig : std logic vector(15 downto 0);
52
       signal B sig : std logic vector(15 downto 0);
53
       signal C sig : std logic vector(15 downto 0);
54
       signal mode sig : std logic vector(2 downto 0);
55
       signal Zero sig : std logic;
56
       signal OE_sig : std_logic;
57
       signal Cout sig : std logic;
58
59
     begin
60
61
       DUT : entity work.ALU(behavioral)
62
         port map(A => A sig,
63
                   B \Rightarrow B \operatorname{sig}
64
                   C \Rightarrow C \operatorname{sig}
65
                   Mode => mode sig,
                   Zero => Zero sig,
66
67
                   OE => OE sig,
68
                   Cout => Cout sig);
69
```

```
70
        stimulus : process
 71
        begin
 72
           for i in 0 to (NUM VALS - 1) loop
 73
            A sig \leq A vals(\overline{i});
            B_sig <= B_vals(i);
C_sig <= C_vals(i);</pre>
 74
 75
 76
            mode sig <= mode vals(i);</pre>
 77
             OE sig <= OE vals(i);
 78
             wait for TIME DELAY;
 79
           end loop;
 80
          wait;
 81
        end process stimulus;
 82
 83
        monitor : process
 84
          variable i : integer := 0;
 85
        begin
 86
          wait for TIME DELAY/4;
 87
          while (i < NUM_VALS) loop</pre>
 88
             assert C_sig = C_vals(i)
 89
               report "C value is incorrect."
 90
               severity error;
 91
 92
             assert Zero sig = Zero vals(i)
 93
               report "Zero value is incorrect."
 94
               severity error;
 95
 96
            wait for TIME DELAY/2;
 97
 98
             assert Cout sig = Cout vals(i)
 99
               report "Cout value is incorrect."
100
               severity error;
101
102
             i := i + 1;
103
             wait for TIME DELAY/2;
104
           end loop;
105
          wait;
106
         end process monitor;
107
108
     end behavior;
109
```