```
-- Company:
 3
    -- Engineer: Brandon Frazier
 4
 5
     -- Create Date: 10/23/2024 10:05:29 AM
     -- Design Name:
 7
     -- Module Name: ica1SM - Behavioral
 8
    -- Project Name:
 9
    -- Target Devices:
10
   -- Tool Versions:
    -- Description:
11
12
    -- Dependencies:
13
14
     __
15
     -- Revision:
     -- Revision 0.01 - File Created
16
17
    -- Additional Comments:
18
19
20
21
22
     library IEEE;
23
    use IEEE.STD LOGIC 1164.ALL;
24
25
    entity ica1SM is
26
     Port (x, clk, rst: in std logic;
27
             z: out std logic);
28
    end ica1SM;
29
30 architecture Behavioral of ica1SM is
31
         type stateType is (S0, S1, S2, S3, S4);
32
         signal presentState, nextState : stateType;
33
34
35
    clockProc : process(clk, rst)
36
    begin
         if(rst = '1') then
37
38
             presentState <= S0;</pre>
39
             --nextState <= S0;
40
         elsif(rising_edge(clk)) then
41
             presentState <= nextState;</pre>
42
         end if;
43
   end process clockProc;
45 nextStateProc : process(presentState, x)
46 begin
47
         case presentState is
48
             when S0 =>
49
                  if(x = '0') then
50
                     nextState <= S0;</pre>
51
52
                     nextState <= S1;</pre>
53
                  end if;
54
             when S1 =>
55
                  if(x = '0') then
56
                     nextState <= S0;</pre>
57
58
                     nextState <= S2;
59
                  end if;
60
             when S2 =>
61
                  if(x = '0') then
62
                      nextState <= S3;</pre>
63
                  else
64
                     nextState <= S2;</pre>
65
                  end if;
             when S3 =>
67
                 if(x = '0') then
68
                     nextState <= S0;
69
                  else
```

```
70
                     nextState <= S4;</pre>
71
                 end if;
72
            when S4 =>
                 if(x = '0') then
73
74
                     nextState <= S0;</pre>
75
                 else
76
                     nextState <= S2;</pre>
77
                 end if;
78
             end case;
79
    end process nextStateProc;
80
81
    outputProc: process(presentState)
82
    begin
83
         if(presentState = S4) then
84
             Z <= '1';
85
         else
             Z <= '0';
86
87
         end if;
88
    end process outputProc;
89
90
    end Behavioral;
91
```