

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  entity orTB is
6  end entity;
7
8  architecture behavior of orTB is
9      constant TIME_DELAY : time := 20 ns;
10     constant NUM_VALS : integer := 4;
11
12
13     type A_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(15 downto 0);
14     type B_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(15 downto 0);
15     type C_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(15 downto 0);
16     type mode_array is array(0 to (NUM_VALS - 1)) of std_logic_vector(2 downto 0);
17     type Zero_array is array(0 to (NUM_VALS - 1)) of std_logic;
18     type OE_array is array(0 to (NUM_VALS - 1)) of std_logic;
19     type Cout_array is array(0 to (NUM_VALS - 1)) of std_logic;
20
21     -- positive and negative
22     -- negative and positive
23     -- two full zeros
24     -- result is odd
25
26     constant A_vals : A_array := (B"0000_0000_0001_0000",
27                                     B"1111_1111_1111_1111",
28                                     B"0000_0000_0000_0000",
29                                     B"0000_0000_0000_0010");
30
31
32     constant B_vals : B_array := (B"1111_1111_1111_0100",
33                                     B"0000_0000_0000_1000",
34                                     B"0000_0000_0000_0000",
35                                     B"0000_0000_0000_0001");
36
37
38
39     constant mode_vals : mode_array := (B"101",
40                                         B"101",
41                                         B"101",
42                                         B"101");
43
44     constant Zero_vals : Zero_array := ('0', '0', '1', '0');
45
46     constant OE_vals : OE_array := ('1', '1', '1', '1');
47
48     constant Cout_vals : Cout_array := ('0', '1', '0', '1');
49
50     constant C_vals : C_array := (B"1111_1111_1111_0100",
51                                     B"1111_1111_1111_1111",
52                                     B"0000_0000_0000_0000",
53                                     B"0000_0000_0000_0011");
54
55
56
57     signal A_sig : std_logic_vector(15 downto 0);
58     signal B_sig : std_logic_vector(15 downto 0);
59     signal C_sig : std_logic_vector(15 downto 0);
60     signal mode_sig : std_logic_vector(2 downto 0);
61     signal Zero_sig : std_logic;
62     signal OE_sig : std_logic;
63     signal Cout_sig : std_logic;
64
65 begin
66
67     DUT : entity work.ALU(behavioral)
68         port map(A => A_sig,
69                 B => B_sig,

```

```

70         C => C_sig,
71         Mode => mode_sig,
72         Zero => Zero_sig,
73         OE => OE_sig,
74         Cout => Cout_sig);
75
76 stimulus : process
77 begin
78     for i in 0 to (NUM_VALS - 1) loop
79         A_sig <= A_vals(i);
80         B_sig <= B_vals(i);
81         --C_sig <= C_vals(i);
82         mode_sig <= mode_vals(i);
83         OE_sig <= OE_vals(i);
84         wait for TIME_DELAY;
85     end loop;
86     wait;
87 end process stimulus;
88
89 monitor : process
90     variable i : integer := 0;
91 begin
92     wait for TIME_DELAY/4;
93     while (i < NUM_VALS) loop
94         assert C_sig = C_vals(i)
95             report "C value is incorrect."
96             severity error;
97
98         assert Zero_sig = Zero_vals(i)
99             report "Zero value is incorrect."
100             severity error;
101
102         wait for TIME_DELAY/2;
103
104         assert Cout_sig = Cout_vals(i)
105             report "Cout value is incorrect."
106             severity error;
107
108         i := i + 1;
109         wait for TIME_DELAY/2;
110     end loop;
111     wait;
112 end process monitor;
113
114 end behavior;
115

```