```
library IEEE;
     use IEEE.std logic 1164.all;
 3
     use IEEE.numeric std.all;
 5
     entity shiftTB is
 6
     end entity;
 7
     architecture behavior of shiftTB is
8
9
       constant TIME DELAY : time := 20 ns;
10
       constant NUM VALS : integer := 4;
11
12
13
       type A array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
       type B array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
14
       type C array is array(0 to (NUM VALS - 1)) of std logic vector(15 downto 0);
15
16
       type mode array is array(0 to (NUM VALS - 1)) of std logic vector(2 downto 0);
       type Zero_array is array(0 to (NUM_VALS - 1)) of std logic;
17
18
       type OE array is array(0 to (NUM VALS - 1)) of std logic;
19
       type Cout array is array(0 to (NUM VALS - 1)) of std logic;
20
21
       -- Expected input and output data.
22
       -- full zeros
23
       -- positive shift
       -- negative shift
24
25
       -- sign has changed
26
       constant A_vals : A_array := (B"0000 0000 0000 0000",
27
28
                                      B"0000_0000_0001_0000",
29
                                      B"1111_1111_1111_0000",
30
                                      B"1000 0000 0000 0000");
31
32
33
       constant B vals : B array := (B"0000 0000 0000 0000",
                                      B"0000 0001 0001 0000",
34
                                      B"1000_0101_0000_0000",
35
36
                                      B"0000 0000 0000 0000");
37
38
39
40
       constant mode_vals : mode_array := (B"011",
                                            B"011",
41
42
                                            B"011",
43
                                            B"011");
44
45
       constant Zero_vals : Zero_array := ('1','0','0', '1');
46
47
       constant OE vals : OE array := ('1','1','1', '1');
48
49
       constant Cout vals : Cout array := ('0','0','0','1');
50
51
       constant C vals : C array := (B"0000 0000 0000 0000",
52
                                      B"0000 0000 0010 0000",
53
                                      B"1111 1111 1110 0000",
54
                                      B"0000 0000 0000 0000");
55
56
57
58
       signal A sig : std logic vector(15 downto 0);
       signal B sig : std_logic_vector(15 downto 0);
59
60
       signal C_sig : std_logic_vector(15 downto 0);
61
       signal mode_sig : std_logic_vector(2 downto 0);
62
       signal Zero sig : std logic;
63
       signal OE sig : std logic;
64
       signal Cout sig : std logic;
65
66
    begin
67
68
       DUT : entity work.ALU (behavioral)
69
         port map(A => A sig,
```

```
70
                    B => B sig,
 71
                    C \Rightarrow C sig,
 72
                    Mode => mode sig,
 73
                    Zero => Zero sig,
 74
                    OE => OE sig,
 75
                    Cout => Cout sig);
 76
 77
        stimulus : process
 78
        begin
 79
          for i in 0 to (NUM VALS - 1) loop
            A sig \leq A vals(\overline{i});
 80
 81
            B sig <= B vals(i);
            C sig <= C vals(i);
 82
 83
            mode sig <= mode vals(i);
 84
            OE sig <= OE vals(i);
 85
            wait for TIME DELAY;
          end loop;
 86
 87
          wait;
 88
        end process stimulus;
 89
 90
        monitor : process
 91
          variable i : integer := 0;
 92
        begin
 93
          wait for TIME DELAY/4;
 94
          while (i < NUM VALS) loop</pre>
 95
            assert C_sig = C_vals(i)
 96
              report "C value is incorrect."
 97
              severity error;
 98
 99
            assert Zero sig = Zero vals(i)
100
              report "Zero value is incorrect."
101
              severity error;
102
103
            wait for TIME DELAY/2;
104
105
            assert Cout sig = Cout vals(i)
106
              report "Cout value is incorrect."
107
              severity error;
108
109
            i := i + 1;
110
            wait for TIME DELAY/2;
111
          end loop;
112
          wait;
113
        end process monitor;
114
115
      end behavior;
116
```