1- Principle of Locality 3rd Week

2- Terminology 3- Direct Mapped Cache

Cache Concept

90% of The Time (bocality).

- cpu is very frat (2nd for 500 MHz)

DRAM is 5low (100 md), each menoly
access takes 50 cpu cycles.

- Small parts of code of Data Could be stored in fast SRAM, So cpu will elecute it rited speed.

-: Cache works because of principle of locality.

Price Size sneed Memory Hierarchy

GH Presisters = 2 ns

GHKB [Cache] = 10-20 ns

FRAM = 100 ns

ORAM DRAM

166 VITTUAL Memory | ms

Cache Concept

Principle of Locality

90% of Time elecuting 10% of Codo

Example: For (i=0; i<1000; i+4)

a ci3=0;

feer motructions elecutes The loop 1000 Times.

Audres

If we more mfu references to fast SRAM ((ache), we can inprove per formace of 90% of CPU Time by a factor of oram sneed/sRAM sneed

- How about The 10%? Amdahl's Law?

Two types of Localities!

1-Spatial Locality: (near in space) me references close by in 5 pace (admen) me more likely to be referenced. a Li'd and a Li'tld

2- Tomporal locality: (in Time)

tems referenced now me more to be reperenced again soon a ci) = i unstructions.

Cache terminology

HIT rate? percentage of references bound in

Miss rate: = CI-hitrate): references not found in cache I must be reterined from main Memory

Hit Time! Access time to cache + time to determine hit miss

Miss Penalty? Time to replace a block in Cache from main menory + time to deliver reference to Processor

Block: Unit of Information to be Transferred (present or not present) between two levels

Exaple of a cache parameters.

Cuche Size = 32 K byte g but rate = 95%, Cuche Time = 10 ns, miss pendty=100ms Block Size = 32 Bytes.

Direct Mapped Cache

- Mapping, finding a block in cache

- Organization

- Performance

Each tem in memory maps to one location in cache.

This location = (Memory Adhess) modulo of number of cache blocks

Finding a block in Cache.

New access tag with The stoned Tag in cache. If it is The Same - Cache but

Example menory SIZE= 128, Cache SiZe=16

Menory

Cache

Cache

SiZe=16

Menory

Cache

Cache

SiZe=16

Menory

Cache

Loca Tran 0, 6,32,...

map to cache loca

Loca Tran 15,31,... map to 15


of gases or Frances = 128 = 8 Almen 23 mps To 23 module 16 Find it block in cache using Tay (Prage #) menory Alhan Tug Cache 001 Or gan 1 32 tom mder cpu Adhessi Dutin Addess index B3 B2 B, B0

Stoned Tag

hiz Miss

MUX FZ

```
o pen Tim
    if Tug (index) = Tug of cornect - thess
               mit = True
                dutu = Dutu (mdex)
    both Tugg Data me SRAM Cuche
      menory. Select byte by byte sel
              mt = fulse
                dulin = M [Tag | index 1 byte]
               Cache Datu (index) = M[Alhoss]
                also Tag (Inclet) - Tag new
Exple what is The cache organiza Tron for
      1 kbyte meet mapped, b1 K= 32 byte,
      Find Trys index of loc 14020 hex
# of blacks = \frac{513e}{blocks13c} = \frac{1024}{32} = 32 blocks
Flot Alhess has for byte sel- 69232-5
 # Taf Amen her for mdex- log 232-5
 # of Alhess has for Tug = 32-5-5=22 bits
   Assuming a 32 bit Cpa Atmess
```



Average menory Access Time

= 1414 Time + Miss rate × Miss Paulty

Miss rate = (1- but rate)

HIT Time = Time to access cachet Time To Find

Miss penalty = time ton cless Main Memory to time to Trun fer block to Cuche Time of Trun fer > Block Size x 1305 Bipleod

Example: Find Average acces Time for a cache system if but rate =90%, Cache is long processor is 200 MHZ, DRAM nicons The= 100 mm, BUS width = I word, speed= loomths. Average The= cuche but The + Miss rate & (DRAM recens + transfer The) = 10 + 010 & (100+ 10 +8) = 10+18=28 mg Tabout 5 cpu Cycles IF motrue Tions, Dute have different Miss rates The - SInstruction The + 3mot Miss X For Fut II + % data x (data hit met parti Misix , Menory Rendty) -> Menory paulty For Inst might be deff Ann For Duter (if I cuche, Douche have different Blocksig)

Block Size Trade-off - Increasing block size improves het rate because of spating bocality (To a degree) - Increasing block 5132 horresses Transfer - There is a point of aptimon performance Miss A Vinstor Time 25% block Sizo 610c1c5138 block Size

Two Tway AssociaTive Cache

- Motive Tims
- Mapping
- organization
- Adventages and disadventages

Two way get Associative

Motiva tions: - 1 Conflict Misses on direct myped cache because There is only one location for each almess, if taken it has tomiss

Fach adhress has two locations to map To.

In a Loop, if 2 motructions more
To sue lacke locution in
durect mayred cache with
Two way set ansociativo, The
2 witructions will map to lift
lacke toblocks.

Exyle Assume Manory size = 128


Cuche Size = 16

Compute anest mapped To 2 way

Set Associative for decuting

Loc 7, Loc 23

1- drect mapped Loc7 maps To 7 modelo (6=72 Loc23 mps To 23 modulo 16=7)
2-2 wy set ASS. 7 modelo 8 = 7 15t
23 modelo 8=7 2nd



Two Way Set Associative organization

2 direct mapped cache in parallel (each & Size) Tag 1 PIDLESS molel=7 Duter 2 Torg 1 Tasi Duti 2 Tas 2 0000 hitl=0 nitz=1 hit=1 Abuntages of two way Low nuis rate (Conflict miss) get ASSOCIATIVE

Disadvan Tages of Two way Set Associative : 13 1- Lager Tag Size (1 bit X #1 uf loc) 2-Use at 2 Companators (one per each tag) 3- Search both Tags (Slow) 4- Using a MUX in The critical Time page (Slower) 5- Most wint for hit/miss before can output Daten from MUX (compared to direct mapped that can output Duta while funding hit! MISS)

Example: Find miss rate of The following Sequence à 098909698 for 2 cache Size = 4 Loc., if it is a direct Mayred and if this a two way set Associatione.

B-a ceen 8 my to 8 = 2,0 - 0 14 (miss) croke has loc 8 at d c-bacces mayor to toc b mis ___ cuche all have 0-6 maps to ==1,2 -> loc2 First the = min (bc2 hm6) C-8 mayors to \$ 9 but & has local moss 100 % mis vite Two way set ASSOCIATINO A-0 = Tas/ loco Tas, A 0 - 100 8 8 100 011 P-LOC 6-> P OITO E evict 27. __ LRU (uS2) E- (0C8 -) 0 [000]

nuis rate 80% Compred to 100%

Replacement policy

- 1- No replacement for Direct mayred Cache Contry one block to be replaced "No choice")
- 2- Weed a replacement policy for Associative Cache, Each memory location have more Than one choice CN = ASS).
 - covertion? which block to throw out?, for The new coming access.
 - A- Random negstacement.

 Cost less but it is not effective.

 The cache block To be replaced is selected in random
 - B- Least necently used block LRU
 Throw block that has not been used
 for Ingest time (temporal locality).

Need Handware to keep truck of access History.

Implementation for a LRU

Whe a pointer and pointer of N ASSOCIATIVITY

Protocol: Each Time, Million and access words

Pointer away to Next entry.


If a cless is not used - - do not more pointer (LRU)


Two way get associative pointer - 1 bi


Concept: any memory location can map in any cache I location (Conflict min is reduced to zero).

This means that the index field = 6 and tuy = length of Menory Allhes

Fully Associative Cache organization







Cache Write Policy

Read ; if hit - read from cuche

If nuiss -> nend from memory
replace (LIRU block) by
puta from memory
puta from memory
to write to back to memory.

write? If hit ____ two methods
write Through
write buck

write through; write to cuche and memory

Advantages: cache content is the Some

(Coherent with memory) in memory,

disadvantage: write to memory is Slow

write back only write to cache, mark it dirty, so when it is neplaced (inplead-miss), it must be written back to memory.

cost: I dirty bit per block

write 53 ut 1000 write Through Crche Write Miss J. NWA Write allocate

No write allocate
write only to memory
(block is not in cache)
Miss rate is worse

Write allocate

Write to memory,

read miss to

more block to

cache

uprove miss

rute

Improving Cache Performance

Average memory access Time

= HIT time + Miss rate X Miss Penalty

Improving Cuche per formance with Improving; 1- Hit Time 2- Miss rate 3- Miss Penalty

-Split (ache (I o D) versus unified (ache Page 384)

Example Compane Miss rate of split (ache 16KB I + 16KBD) To 32KB unified?

If IbKB I cache minimate = 164% of 16KBD (ache minimate = 164% of 32KB unified minimate = 199% of Proper.

Assume Instructions = 75% of proper.

Anerage missente for split cache

= .75 × .64 + .25 × 6.47 = .48+ 1061

split cache gives worse missente fra

unified.

But performance of unified cache
might be worse!

Assume ant unified cache hit Takes
on extra clock cycle, using pipelino

The unified cuche lends to a structural hazard Cone port). Find Average memory Accepts Time for each. Assume mis penulty = so clock cycle, write is using a buffer with no Stalls in writes. Pipeline with Read/write openda 1 - split

[FID | 6 | M (WB)

2- unified (Read I write) only

FIDIEMIMIUB Structural FFT

Performace of split andra = % Instruction (but they missrate xum penday)
+ % Dute (but they misrate & run penday) -,75-(1+ 1611 x50)+125(1+ 6147 x50) = 2.05 clock

Unified Cache ? = not ousae ? - 175-(1+1,94X50)+125-(1+1+1,99X50) slower but has better hit rate

Improving ouche performance 23

Methodi Reducing (ache Misses Using Luger Block Size types of Misses?

1 - Compulsory - Cold start misses

For first reference ninses (Block)

2 - Carpacity - Cache Cannot Contain

all blocks (Size)

3- Conflict - blocks map to sue Cocation in cache (ASS)

Langer Block size reduce Complusory Misseg become of spacind locality.

Problems Increase transfer Time . I may increase conflict nuises chew blocks in cache)

Example Assume a IKB cache with
The Gollowing min rate:

Block 513e 16B= 15.05%, Block 32B=13.34%,

Block 64B=13.76%, Block 12FB= 16.64

if memory Accentue=40 cycles,

thun fer the = 16B for 2 clocks.

Find The Best Block Size for memory performed.

miss penty = menory access Time + Trumper The

M for $16B = 1 + .1505 \times (40 + 2) = 7.32$ cycles 241 $0032B = 1 + .(334 \times (40 + 4)) = 6.87$ cycles $64B = 1 + .1376 \times (40 + 8) = 7.605$ cycles $128B = (4.1664 \times (40 + 16)) = 10.318$ cycles

Method 2: Higher Associativity

inprove conflict mins for size N direct mapped cache, 2-way set ansociative of Size N has about Same muss

Ekample ussume a 32 KB Cache, with

1-way = .020 g 2-way = 1014 4-way = 1013 8-way = .013

mino pendty = 50 cycles, 1+1t The for 1-wy= 1 gde, 2-wy= 1.10, 4-wy= 1.12 ad 8-wy= 1.14


Find bost ciche design.

American monory Access The= Hit Time + Missriting

 $1-way = 1.0 + .02 \times 50 = 2.0$ $2-way = 1.10 + .014 \times 50 = 1.8$ $4-way = 1.12 + .013 \times 50 = 1.77$ $8-way = 1.14 + .013 \times 50 = 1.79$ - Reduce nuis rute without a/fecting clock cycle Time (ASS) gor mis penulty (Block).

Add a small fully Assocative victim Cache for neplaced blocks.

Address



oN a cache miss, check victim cache rather fram soins to lower level (main momory). If victim cache = hit Swap block with one in cache It will be a cache but a neplaced block on miss is trus ferred to VICTIM cache.

77 hoprones Enflict mins by 20-95-90. Method 5: Hondware Prefetching of Instructions and Date 2\$

Instruction Prefetch: on a miss fatch

2 blocks, place one in cache

and other in stream buffer.

Instruction stream buffer in proves

wit rate by 50%.

Data prefetch: use stream buffer and prefetch Data at different addresses

- Need accurate prediction for Prefetch. - Possible Precomputation.

can proceed and cache can continue supplying dutin (Monblocking (ache).

Method 6: Using Compiler

- Prefetch by inserting motructions to request dute before They are needed.

has some overhead, of the inserted instructions must not exceed the benefits of prefetch,

Example: Assume 8KB direct mapped with BLK 81ge=16B.
USing Write back with WA.

element = 8B fund nurs rate, pretetche notructions to up/one missrate for Reducing Cache Miss Pennty important as cost of miss pentry increases due to speed gap between cpulbran

reflect 11. Giving Priority to Read Miss

Using write boffer, and Mow nead mins to continue even write buffer is not empty as Longas There is no conflicts (Read sur Continu).

To be written brule to a buffer, buffer from read memory, then write buffer buck to memory,

Method? Subblock placement but

on miss transfer only sub-block, municit Valid, need a bit for each sub-block For a hit =D Tas mutch and unlid bit

reduce transfer time of large blocks.

Reducing Cache Miss Penalty



Methof 3: Enly restant and critical word first.

- No Handwure is nequired
- only one word in a block is required

two methods

1- Early restruct! Cpa waits for nequested word, let cpa continue elecution when word arrives

2-Critical word First: seed requested word first from majory, let cpu. continue elecution when word works (use wrapped Fetch).

Exemple

Led W2

Iwo | W1 | W2 | W3 |

Emby nestant:

| wint | CPU con Time

CV.TI. I word First

| W2 | W3 | W1 | W0

wunt | CPU con Time

Methody. Non Blocking cuches

20

For Pipelmed machines mut allows OUT of order execution and Completion, CPU Could Continue fetchis notructions from instruction cache white waiting For cluta cache miss. It also allows Data cache to supply outnewhile warthy for a miss outn is writing from memory. - Need Scoreboard or Tomasulo Control.

Method 5? Second Level Caches

on a first level cache miss can use a faster level 2 cache a d not memory.

only misses from LI could be bound in Lz.

LI hit > LI miss L2 hit L2

Average memory access the

- Hit time Lit Miss Li X Miss
Penalt.

Miss Pendly LI= HIT The Lz+ Miss Lz x Miss Renty L2 Average memory rices The = HIT The LI + MISSLIX HITTHE LZ + MISSLIX MISSLZX Menory Latercy 30 Local min rate: Miss LI MISSLZ Global nusrate = MISSLIX MISSL2 Exnple! Assume 1000 menong references nut hune 46 misses in Lig 20 misses in Lz, find vonloss miss rules Answer: Miss LI= 40 = 41/s MISS LZ= 20 = 50% alobul Miss = 4 x 50 = 2% (000 41 960 140 120 Menorg

Characteristics of second hered cuche: 39

1. Langer Th. L.1

2. Slower Fh. L.1

3. Multilevel inclusion property

i date in first Level cache

alist in second herel.

Imported in multi processors,

can snoop a deheck second level

cache

4. might nood larger block size the L.1

i inclusion can be maintained the cestil

5- could use write floogh L1 if L2

is a write back (speed of L2 h)

Reducing Hit Time

- affects cpu clock rate (nerg critical)

method!: Small Single Cache

- on chip (role (smaller is faster)

- direct mapped (ache is singler

cun overlap tag check with data

trasmission (only one data set)

reshodz: Using Virivul adhenses 731 access Cache - For fast ad no mustation, use virtual cache - Problem in process switch must flush suche Contains differet physical alkness) - virtual a shierses of two deffered admenses might use The sue physical a threes (cliases), Fris will nesult in having two copies in virtual cache for Same data. Cpu Then Could modify one Copy, The other copy will have alisethe wrong value. Could use both virtual and physical Address by using offested mider to under the cuch vivial page # offset (riche 1 page

limitation: Cache - Page Size Access cache while trustation of virtual to physical.