

PMW3360DM-T2QU: Optical Gaming Navigation Chip

General Description:

PMW3360DM-T2QU is PixArt Imaging's high end gaming integrated chip which comprises of navigation chip and IR LED integrated in a 16pin molded lead-frame DIP package. It provides best in class gaming experience with the enhanced features of high speed, high resolution, high accuracy and selectable lift detection height to fulfill professional gamers' need. The chip comes with self-adjusting variable frame rate algorithm to enable wireless gaming application. It is designed to be used with LM19-LSI lens to achieve optimum performance.

Key Features:

- Integrated 16 pin molded lead-frame DIP package with IR LED
- Operating Voltage: 1.8V - 2.1V
- Lift detection options
 - Manual lift cut off calibration
 - 2mm
 - 3mm
- High speed motion detection 250ips (typical) and acceleration 50g (max).
- Selectable resolutions up to 12000cpi with 100cpi step size
- Resolution error of 1% (typical)
- Four wire serial port interface (SPI)
- External interrupt output for motion detection
- Internal oscillator — no clock input needed
- Self-adjusting variable frame rate for optimum power performance in wireless application
- Customizable response time and downshift time for rest modes
- Enhanced programmability
 - Angle snapping
 - Angle tunability

Applications:


- Wired and Wireless Optical gaming mice
- Integrated input devices
- Battery-powered input devices

Key Chip Parameters:

Parameter	Value
Power supply Range	1.8V - 2.1V
Optical Lens	1:1
Interface	4 wire Serial Port Interface (SPI)
System Clock	70MHz
Frame Rate	Up to 12000 fps
Speed	250ips (typical)
Resolution	12000 cpi
Package Type	16 pin molded lead-frame DIP package with integrated IR LED

Ordering Information:

Part Number	Package Type
PMW3360DM-T2QU	16pin-DIP
LM19-LSI	Lens



Contents

1.0 System Level Description3

1.1 Pin Configuration.....3

1.2 Package Outline Drawing4

1.3 Assembly Drawings5

1.4 PCB Assembly Recommendation11

1.5 Reference Schematics.....12

2.0 Electrical Specifications.....14

2.1 Absolute Maximum Ratings14

2.2 Recommended Operating Conditions14

2.3 AC Electrical Specifications15

2.4 DC Electrical Specifications16

3.0 Serial Peripheral Interface (SPI)18

4.0 Burst mode operation22

5.0 SROM Download23

6.0 Frame Capture.....24

7.0 Power Up26

8.0 Shutdown27

9.0 Lift cut off calibration28

10.0 Registers Table29


11.0 Registers Description30

12.0 Document Revision History.....57

1.0 System Level Description

This section covers PMW3360's guidelines and recommendations in term of chip, lens & PCB assemblies.

1.1 Pin Configuration



Pin No.	Function	Symbol	Type	Description
1	NA	NC	NC	(Float)
2	NA	NC	NC	(Float)
3	Supply Voltage and I/O Voltage	VDDPIX	Power	LDO output for selective analog circuit
4		VDD	Power	Input power supply
5		VDDIO	Power	I/O reference voltage
6	NA	NC	NC	(Float)
7	Reset control	NRESET	Input	Chip reset(active low)
8	Ground	GND	GND	Ground
9	Motion Output	MOTION	Output	Motion detect
10	4-wire spi communication	SCLK	Input	Serial data clock
11		MOSI	Input	Serial data input
12		MISO	Output	Serial data output
13		NCS	Input	Chip select(active low)
14	NA	NC	NC	(Float)
15	LED	LED_P	Input	LED Anode
16	NA	NC	NC	(Float)

Figure 1. Device output pins

Table 1. PMW3360DM-T2QU Pin Description

Items	Marking	Remark
Product Number	PMW3360DM-T2QU	
Lot Code	AYWWXXXXX	A : Assembly house Y: Year WW: Week XXXXX: PixArt reference

1.2 Package Outline Drawing




Figure 2. Package Outline Drawing

CAUTION: It is advised that normal static discharge precautions be taken in handling and assembling of this component to prevent damage and/or degradation which may be induced by ESD.

1.3 Assembly Drawings




Figure 3. Recommended chip orientation, mechanical cutouts and spacing (Top View)




Figure 4. Assembly drawing of PMW3360DM-T2QU and distance from lens reference plane to tracking surface (Z)





Figure 5. Exploded Assembly View



- Notes:
- 1.0 Dimension in millimeters / [inches]
 - 2.0 General dimension tolerance: $\pm 0.10\text{mm}$ unless specified otherwise
 - 3.0 Angular tolerance: $\pm 3.0^\circ$
 - 4.0 Maximum flash: 0.20mm
 - 5.0 Bracket () indicates reference dimension
 - 6.0 Optical details removed
 - 7.0 Document Number: PNLR-019-LSI-G8_011




Figure 6. Lens Outline Drawing




Figure 7. Cross section view of lens assembly




Figure 8. Recommended Base Plate Opening

Note: Mouse feet should be placed close to the opening to stabilize the surface within the FOV of the chip.

1.4 PCB Assembly Recommendation

- 1) Insert the integrated chip and all other electrical components into PCB.
- 2) Wave-solder the entire assembly in a no-wash solder process utilizing solder-fixture. A solder-fixture is required to protect the chip from flux spray and wave solder.
- 3) Avoid getting any solder flux onto the chip body as there is potential for flux to seep into the chip package, the solder fixture should be designed to expose only the chip leads to flux spray & molten solder while shielding the chip body and optical apertures. The fixture should also set the chip at the correct position and height on the PCB.
- 4) Place the lens onto the base plate. Care must be taken to avoid contamination on the optical surfaces.
- 5) Remove the protective kapton tapes from optical apertures of the chip. Care must be taken to prevent Contaminants from entering the apertures. Do not place the PCB with the chip facing up during the entire mouse assembly process. Hold the PCB vertically when removing kapton tape.
- 6) Insert PCB assembly over the lens onto the base plate aligning post to retain PCB assembly. The chip package will self-align to the lens via the guide posts. The optical position reference for the PCB is set by the base plate and lens. Note that the PCB motion due to button presses must be minimized to maintain optical alignment.
- 7) **Recommendation:** The lens can be permanently secured to the chip package by melting the lens' guide posts over the chip with heat staking process. Please refer to the application note PMS0122-LM19-LSI-AN for more details.
- 8) Install mouse top case. There must be a feature in the top case to press down onto the PCB assembly to ensure all components are stacked or interlocked to the correct vertical height.




Figure 9. Block diagram of PMW3360DM-T2QU

1.5 Reference Schematics




Figure 10. Schematic diagram for interface between PMW3360DM-T2QU and microcontroller on a wired solution




Figure 11. Schematic diagram for interface between PMW3360DM-T2QU and microcontroller on a wireless solution

2.0 Electrical Specifications

Regulatory Requirements

- Passes FCC “Part15, Subpart B, Class B”, “CISPR 22 1997 Class B” and worldwide analogous emission limits when assembled into a mouse with shielded cable and following PixArt Imaging’s recommendations.
- Passes IEC 62471: 2006 Photo biological safety of lamps and lamp systems

2.1 Absolute Maximum Ratings

Table 2: Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units	Notes
Storage Temperature	T _S	-40	85	°C	
Lead Solder Temperature	T _{SOLDER}		260	°C	For 7 seconds, 1.6mm below seating plane.
Supply Voltage	V _{DD}	-0.5	2.10	V	
	V _{DDIO}	-0.5	3.60	V	
ESD (Human Body Model)			2	kV	All pins
Input Voltage	V _{IN}	-0.5	3.6	V	All I/O pins.

2.2 Recommended Operating Conditions

Table 3: Recommended Operating Condition

Parameter	Symbol	Min	Typ.	Max	Units	Notes
Operating Temperature	T _A	0		40	°C	
Power Supply Voltage	V _{DD}	1.80	1.90	2.10	V	excluding supply noise
	V _{DDIO}	1.80	1.90	3.60	V	excluding supply noise. (VDDIO must be same or greater than VDD)
Power Supply Rise Time	t _{RT}	0.15		20	ms	0 to VDD min
Supply Noise (Sinusoidal)	V _{NA}			100	mVp-p	10 kHz — 75 MHz
Serial Port Clock Frequency	f _{SCLK}			2.0	MHz	50% duty cycle
Distance from Lens Reference Plane to Tracking Surface	Z	2.2	2.4	2.6	mm	
Speed	S		250		ips	300ips on QCK, Vespula Speed, Vespula Control and FUNC 1030 surfaces
Resolution error	R _{esErr}		1		%	Up to 200ips on QCK with 5000 cpi
Acceleration	A			50	g	In run mode

2.3 AC Electrical Specifications

Table 4. AC Electrical Specifications

Electrical characteristics over recommended operating conditions. Typical values at 25 °C, $V_{DD} = 1.9\text{ V}$, $V_{DDIO} = 1.9\text{ V}$.

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Motion Delay After Reset	$t_{\text{MOT-RST}}$	50			ms	From reset to valid motion, assuming motion is present
Shutdown	t_{STDWN}			500	μs	From Shutdown mode active to low current
Wake From Shutdown	t_{WAKEUP}	50			ms	From Shutdown mode inactive to valid motion. Notes: A RESET must be asserted after a shutdown. Refer to section “Notes on Shutdown”, also note $t_{\text{MOT-RST}}$
MISO Rise Time	$t_{\text{r-MISO}}$		50		ns	$C_L = 100\text{pF}$
MISO Fall Time	$t_{\text{f-MISO}}$		50		ns	$C_L = 100\text{pF}$
MISO Delay After SCLK	$t_{\text{DLY-MISO}}$			90	ns	From SCLK falling edge to MISO data valid, no load conditions
MISO Hold Time	$t_{\text{hold-MISO}}$	200			ns	Data held until next falling SCLK edge
MOSI Hold Time	$t_{\text{hold-MOSI}}$	200			ns	Amount of time data is valid after SCLK rising edge
MOSI Setup Time	$t_{\text{setup-MOSI}}$	120			ns	From data valid to SCLK rising edge
SPI Time Between Write Commands	t_{SWW}	180			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second data byte.
SPI Time Between Write And Read Commands	t_{SWR}	180			μs	From rising SCLK for last bit of the first data byte, to rising SCLK for last bit of the second address byte.
SPI Time Between Read And Subsequent Commands	t_{SRW} t_{SRR}	20			μs	From rising SCLK for last bit of the first data byte, to falling SCLK for the first bit of the address byte of the next command.
SPI Read Address-Data Delay	t_{SRAD}	160			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read.
SPI Read Address-Data Delay for Burst Mode Motion Read	$t_{\text{SRAD_MOTBR}}$	35			μs	From rising SCLK for last bit of the address byte, to falling SCLK for first bit of data being read. Applicable for Burst Mode Motion Read only.
NCS Inactive After Motion Burst	t_{BEXIT}	500			ns	Minimum NCS inactive time after motion burst before next SPI usage
NCS To SCLK Active	$t_{\text{NCS-SCLK}}$	120			ns	From last NCS falling edge to first SCLK rising edge

Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
SCLK To NCS Inactive (For Read Operation)	$t_{\text{SCLK-NCS}}$	120			ns	From last SCLK rising edge to NCS rising edge, for valid MISO data transfer
SCLK To NCS Inactive (For Write Operation)	$t_{\text{SCLK-NCS}}$	35			μs	From last SCLK rising edge to NCS rising edge, for valid MOSI data transfer
NCS To MISO High-Z	$t_{\text{NCS-MISO}}$			500	ns	From NCS rising edge to MISO high-Z state
MOTION Rise Time	$t_{\text{r-MOTION}}$		50		ns	$C_L = 100\text{pF}$
MOTION Fall Time	$t_{\text{f-MOTION}}$		50		ns	$C_L = 100\text{pF}$
Input Capacitance	C_{in}		50		pF	SCLK, MOSI, NCS
Load Capacitance	C_L			100	pF	MISO, MOTION
Transient Supply Current	I_{DDT}			70	mA	Max supply current during the supply ramp from 0V to V_{DD} with min 150 μs and max 20ms rise time. (Does not include charging currents for bypass capacitors)
	I_{DDTIO}			60	mA	Max supply current during the supply ramp from 0V to V_{DDIO} with min 150 μs and max 20ms rise time. (Does not include charging currents for bypass capacitors)

2.4 DC Electrical Specifications

Table 5. DC Electrical Specifications

Electrical characteristics, over recommended operating conditions. Typical values at 25 °C, $V_{\text{DD}} = 1.9\text{V}$, $V_{\text{DDIO}} = 1.9\text{V}$, LED current at 12mA, 70MHz (internal), and 1.1kHz (slow clock).

Parameter	Symbol	Min	Typ.	Max	Units	Notes
DC Supply Current	$I_{\text{DD_RUN1}}$		16.3		mA	Average current consumption, including LED current with 1ms polling.
	$I_{\text{DD_RUN2}}$		18.6		mA	
	$I_{\text{DD_RUN3}}$		21.6		mA	
	$I_{\text{DD_RUN4}}$		37.0		mA	
	$I_{\text{DD_REST1}}$		2.8		mA	
	$I_{\text{DD_REST2}}$		61.0		μA	
	$I_{\text{DD_REST3}}$		32.0		μA	
Power Down Current	I_{PD}		10		μA	
Input Low Voltage	V_{IL}			$0.3 \times V_{\text{DDIO}}$	V	SCLK, MOSI, NCS
Input High Voltage	V_{IH}	$0.7 \times V_{\text{DDIO}}$			V	SCLK, MOSI, NCS
Input Hysteresis	$V_{\text{I_HYS}}$		100		mV	SCLK, MOSI, NCS
Input Leakage Current	I_{leak}		± 1	± 10	μA	$V_{\text{in}} = V_{\text{DDIO}}$ or 0V, SCLK, MOSI, NCS
Output Low Voltage	V_{OL}			0.45	V	$I_{\text{out}} = 1\text{mA}$, MISO, MOTION
Output High Voltage	V_{OH}	$V_{\text{DDIO}} - 0.45$			V	$I_{\text{out}} = -1\text{mA}$, MISO, MOTION




Figure 12 Mean Resolution vs. Z at default resolution at 5000cpi




Figure 13 Path error vs. Z-height at default resolution at 5000cpi (mm)

3.0 Serial Peripheral Interface (SPI)

The synchronous serial port is used to set and read parameters in PMW3360DM-T2QU chip, and to read out the motion information. The serial port is also used to load SROM data into PMW3360DM-T2QU chip.

The port is a four wire port. The host microcontroller always initiates communication; PMW3360DM-T2QU chip never initiates data transfers. SCLK, MOSI, and NCS may be driven directly by a microcontroller. The port pins may be shared with other SPI slave devices. When the NCS pin is high, the inputs are ignored and the output is tri-stated.

The lines that comprise the SPI port are:

SCLK	Clock input, generated by the master (microcontroller).
MOSI	Input data. (Master Out/Slave In)
MISO	Output data. (Master In/Slave Out)
NCS	Chip select input (active low). NCS needs to be low to activate the serial port; otherwise, MISO will be high Z, and MOSI & SCLK will be ignored. NCS can also be used to reset the serial port in case of an error.

Motion Pin Timing


The motion pin is an active low output that signals the micro-controller when motion has occurred. The motion pin is lowered whenever the motion bit is set; in other words, whenever there is non-zero data in the Delta_X_L, Delta_X_H, Delta_Y_L or Delta_Y_H registers. Clearing the motion bit (by reading Delta_X_L, Delta_X_H, Delta_Y_L or Delta_Y_H registers) will put the motion pin high.

Chip Select Operation

The serial port is activated after NCS goes low. If NCS is raised during a transaction, the entire transaction is aborted and the serial port will be reset. This is true for all transactions including SROM download. After a transaction is aborted, the normal address-to-data or transaction-to-transaction delay is still required before beginning the next transaction. To improve communication reliability, all serial transactions should be framed by NCS. In other words, the port should not remain enabled during periods of non-use because ESD and EFT/B events could be interpreted as serial communication and put the chip into an unknown state. In addition, NCS must be raised after each burst-mode transaction is complete to terminate burst-mode. The port is not available for further use until burst-mode is terminated.

Write Operation

Write operation, defined as data going from the micro-controller to PMW3360DM-T2QU chip, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address (seven bits) and has a “1” as its MSB to indicate data direction. The second byte contains the data. PMW3360DM-T2QU chip reads MOSI on rising edges of SCLK.



MOSI Driven by Micro-Controller

Figure 14. Write operation




Figure 15. MOSI setup and hold time

Read Operation

A read operation, defined as data going from PMW3360DM-T2QU chip to the micro-controller, is always initiated by the micro-controller and consists of two bytes. The first byte contains the address, is sent by the micro-controller over MOSI, and has a “0” as its MSB to indicate data direction. The second byte contains the data and is driven by PMW3360DM-T2QU chip over MISO. The chip outputs MISO bits on falling edges of SCLK and samples MOSI bits on every rising edge of SCLK.




Figure 16. Read operation




Figure 17. MISO Delay and hold time

Note: The minimum high state of SCLK is also the minimum MISO data hold time of PMW3360DM-T2QU chip. Since the falling edge of SCLK is actually the start of the next read or write command, PMW3360DM-T2QU chip will hold the state of data on MISO until the falling edge of SCLK.

Required timing between Read and Write Commands (t_{sxx})

There are minimum timing requirements between read and write commands on the serial port.




Figure 18. Timing between two write commands

If the rising edge of the SCLK for the last data bit of the second write command occurs before the t_{sww} delay, then the first write command may not complete correctly.




Figure 19. Timing between write and either write or subsequent read commands




Figure 20. Timing between read and either write or subsequent read commands

If the rising edge of SCLK for the last address bit of the read command occurs before the t_{sww} required delay, the write command may not complete correctly. During a read operation SCLK should be delayed at least t_{srad} after the last address data bit to ensure that the Chip has time to prepare the requested data.

The falling edge of SCLK for the first address bit of either the read or write command must be at least t_{srr} or t_{srw} after the last SCLK rising edge of the last data bit of the previous read operation. In addition, during a read operation SCLK should be delayed after the last address data bit to ensure that PMW3360DM-T2QU chip has time to prepare the requested data.

4.0 Burst mode operation

Burst Mode Operation

Burst mode is a special serial port operation mode which may be used to reduce the serial transaction time for three predefined operations: motion read and SROM download and frame capture. The speed improvement is achieved by continuous data clocking to or from multiple registers without the need to specify the register address, and by not requiring the normal delay period between data bytes.

Motion Read

Reading the Motion_Burst register activates this mode. PMW3360DM-T2QU chip will respond with the following motion burst report in order. Motion burst report:

BYTE[00] = Motion
 BYTE[01] = Observation
 BYTE[02] = Delta_X_L
 BYTE[03] = Delta_X_H
 BYTE[04] = Delta_Y_L
 BYTE[05] = Delta_Y_H
 BYTE[06] = SQUAL
 BYTE[07] = Raw_Data_Sum
 BYTE[08] = Maximum_Raw_Data
 BYTE[09] = Minimum_Raw_Data
 BYTE[10] = Shutter_Upper
 BYTE[11] = Shutter_Lower

After sending the register address, the microcontroller must wait for t_{SRAD_MOTBR} , and then begin reading data. All data bits can be read with no delay between bytes by driving SCLK at the normal rate. The data are latched into the output buffer after the last address bit is received. After the burst transmission is complete, the microcontroller must raise the NCS line for at least t_{BEXIT} to terminate burst mode. The serial port is not available for use until it is reset with NCS, even for a second burst transmission.

Procedure to start motion burst:

1. Write any value to Motion_Burst register.
2. Lower NCS
3. Send Motion_Burst address (0x50).
4. Wait for t_{SRAD_MOTBR}
5. Start reading SPI Data continuously up to 12 bytes. Motion burst may be terminated by pulling NCS high for at least t_{BEXIT} .
6. To read new motion burst data, repeat from step 2.
7. If a non-burst register read operation was executed; then, to read new burst data, start from step 1 instead.




Figure 21. Motion Read sequence for step 3 to 5

Note: Motion burst data can be read from the Motion_Burst registers even in run or rest mode.

5.0 SROM Download

This function is used to load the supplied firmware file contents into PMW3360DM-T2QU after chip power up sequence. The firmware file is an ASCII text file.

SROM download procedure:

1. Perform the Power-Up sequence (steps 1 to 8)
2. Write 0 to Rest_En bit of Config2 register to disable Rest mode.
3. Write 0x1d to SROM_Enable register for initializing
4. Wait for 10 ms
5. Write 0x18 to SROM_Enable register again to start SROM Download
6. Write SROM file into SROM_Load_Burst register, 1st data must start with SROM_Load_Burst address. All the SROM data must be downloaded before SROM starts running.
7. Read the SROM_ID register to verify the ID before any other register reads or writes.
8. Write 0x00 to Config2 register for wired mouse **or** 0x20 for wireless mouse design.

The SROM download success may be verified in two ways. Once execution from SROM space begins, the SROM_ID register will report the firmware version. At any time, a self-test may be executed which performs a CRC on the SROM contents and reports the results in a register. Take note that the self-test does disrupt tracking performance and also reset registers to default value. The test is initiated by writing 0x15 to the SROM_Enable register and the result is placed in the Data_Out_Lower and Data_Out_Upper registers. See register description for more details.




Figure 22. SROM Download Burst Mode

6.0 Frame Capture

This is a fast way to download a full array of raw data values from a single frame. This mode disables navigation and overwrites any downloaded firmware. A hardware reset is required to restore navigation, and the firmware must be reloaded.

To trigger the capture, write to the Frame_Capture register. The next available complete 1 frame image will be stored to memory. The data is retrieved by reading the Raw_Data_Burst register using burst read method per the waveform below. If the Raw_Data_Burst register is read before the data is ready (step 6 below), it will return all zeros.

Frame Capture procedure:

1. The chip should be powered up and reset correctly (SROM download should be part of this powered up and reset sequence - refer to Power Up sequence in data sheet for more information).
2. Wait for 250ms.
3. Write 0 to Rest_En bit of Config2 register to disable Rest mode.
4. Write 0x83 to Frame_Capture register.
5. Write 0xC5 to Frame_Capture register.
6. Wait for 20ms.
7. Continue burst read from Raw_data_Burst register until all 1296 raw data are transferred.
8. Continue step 1-8 to capture another frame.

Note: Manual reset and SROM download are needed after frame capture to restore navigation.




Figure 23. Frame Capture Burst Mode




Figure 24. Raw data Map (Surface referenced)

7.0 Power Up

Although the chip performs an internal power up self reset, it is still recommend that the Power_Up_Reset register is written every time power is applied. The appropriate sequence is as follows:

1. Apply power to VDD and VDDIO in any order, with a delay of no more than 100ms in between each supply. Ensure all supplies are stable.
2. Drive NCS high, and then low to reset the SPI port.
3. Write 0x5A to Power_Up_Reset register (or, alternatively toggle the NRESET pin).
4. Wait for at least 50ms.
5. Read from registers 0x02, 0x03, 0x04, 0x05 and 0x06 one time regardless of the motion pin state.
6. Perform SROM download.
7. Load configuration for other registers.

During power-up there will be a period of time after the power supply is high but before normal operation. The table below shows the state of the various pins during power-up and reset.

State of Signal Pins After VDD is Valid		
Pin	During Reset	After Reset
NRESET	Functional	Functional
NCS	Ignored	Functional
MISO	Undefined	Depends on NCS
SCLK	Ignored	Depends on NCS
MOSI	Ignored	Depends on NCS
MOTION	Undefined	Functional

NRESET

The NRESET pin can be used to perform a full chip reset. When asserted, it performs the same reset function as the Power_Up_Reset_Register. The NRESET pin needs to be asserted (held to logic 0) for at least 100 ns.

Note:- NRESET pin has a built in weak pull up circuit. During active low reset phase, it can draw a static current of up to 600uA.

8.0 Shutdown

PMW3360DM-T2QU can be set in Shutdown mode by writing to Shutdown register. The SPI port should not be accessed when Shutdown mode is asserted, except the power-up command (writing 0x5a to register 0x3a). Other ICs on the same SPI bus can be accessed, as long as the chip's NCS pin is not asserted. The SROM download is required when wake up from Shutdown mode.

To de-assert Shutdown mode:

1. Drive NCS high, and then low to reset the SPI port.
2. Write 0x5A to Power_Up_Reset register (or, alternatively toggle the NRESET pin).
3. Wait for at least 50ms.
4. Read from registers 0x02, 0x03, 0x04, 0x05 and 0x06 one time regardless of the motion pin state.
5. Perform SROM download.
6. Load configuration for other registers.

Pin	Status when Shutdown Mode
NRESET	High
NCS	High ^{*1}
MISO	Hi-Z ^{*2}
SCLK	Ignore if NCS = 1 ^{*3}
MOSI	Ignore if NCS = 1 ^{*4}
MOTION	Output High

*1. NCS pin must be held to 1 (high) if SPI bus is shared with other devices. It is recommended to hold to 1 (high) during Shutdown unless powering up the chip. It must be held to 0 (low) if the chip is to be re-powered up from shutdown (writing 0x5a to register 0x3a).

*2. MISO should be either pull up or down during shutdown in order to meet the low power consumption specification in the datasheet.

*3. SCLK is ignored if NCS is 1 (high). It is functional if NCS is 0 (low).

*4. MOSI is ignored if NCS is 1 (high). If NCS is 0 (low), any command present on the MOSI pin will be ignored except power-up command (writing 0x5a to register 0x3a).

Note:- There are long wakeup times from shutdown. These features should not be used for power management during normal mouse motion.

9.0 Lift cut off calibration

This chip has the capability to optimize its lift performance by tuning internal parameters to the surface. This “Lift cut off calibration” feature involves user interaction.

Take note that the Lift cut off calibration procedure that follows references registers of seven Lift cut off calibration related registers: (i) LiftCutoff_Tune1, (ii) LiftCutoff_Tune2, (iii) LiftCutoff_Tune3, (iv) LiftCutoff_Tune_Timeout, (v) LiftCutoff_Tune_Min_Length, (vi) Raw_data_Threshold and (vii) Min_SQ_Run.

1. Ensure that the chip is powered up according to the Power Up Sequence.
2. Ensure that Lift cut off calibration SROM*¹ is downloaded.
3. Delay for 30ms.
4. Prompt the user that the "Lift cut off calibration" procedure is about to begin to ensure that the mouse is placed nominally on the surface (mouse is not lifted).
5. Start the calibration procedure by setting RUN_CAL register bit to 1. The calibration procedure can be started by a SW prompt to the user or user-initiated through a mouse-click event.
6. Poll CAL_STAT[2:0] to check the status of the calibration procedure. There are three ways to successfully stop the calibration procedure: set RUN_CAL register bit to 0 if either:
 - o CAL_STAT[2:0] = 0x02,
 - o CAL_STAT[2:0] = 0x02 and user initiates a stop through a mouse-click event, or,
 - o CAL_STAT[2:0] = 0x03.
 If CAL_STAT[2:0] = 0x04, the calibration procedure needs to be re-started.
7. Stop the calibration procedure by ensuring that the RUN_CAL register bit is 0, then wait 1msec before reading the recommended “Raw data Threshold” register value, RPTH[6:0] (lower 7 bits of LiftCutoff_Tune2 register). RPTH[6:0] recommends a raw data threshold value that replaces the default value in the tracking SROM’s Raw_data_Threshold register to improve lift performance. The Raw_data_Threshold register requires the Tracking SROM*² to be loaded.
8. Read the recommended “Min SQUAL Run” register value, RMSQ[7:0] (entire 8 bits of LiftCutoff_Tune3 register). RMSQ[7:0] recommends a Min SQUAL Run value that replaces the default value in the tracking SROM’s Min_SQ_Run register to improve lift performance. The Min_SQ_Run register requires the Tracking SROM*² to be downloaded.
9. The Lift cut off calibration procedure is complete.

Note:

*¹ Lift cut off calibration SROM: SROM 0x81 or above (4KB).

*² Tracking SROM: SROM 0x03 or above (4KB).

10.0 Registers Table

PMW3360DM-T2QU registers are accessible via the serial port. The registers are used to read motion data and status as well as to set the device configuration.

Address	Register	Access (R = Read / W = Write or Read/Write= RW)	Default Value
0x00	Product_ID	R	0x42
0x01	Revision_ID	R	0x01
0x02	Motion	RW	0x20
0x03	Delta_X_L	R	0x00
0x04	Delta_X_H	R	0x00
0x05	Delta_Y_L	R	0x00
0x06	Delta_Y_H	R	0x00
0x07	SQUAL	R	0x00
0x08	Raw_Data_Sum	R	0x00
0x09	Maximum_Raw_data	R	0x00
0x0A	Minimum_Raw_data	R	0x00
0x0B	Shutter_Lower	R	0x12
0x0C	Shutter_Upper	R	0x00
0x0D	Control	RW	0x02
0x0F	Config1	RW	0x31
0x10	Config2	RW	0x20
0x11	Angle_Tune	RW	0x00
0x12	Frame_Capture	RW	0x00
0x13	SROM_Enable	W	N/A
0x14	Run_Downshift	RW	0x32
0x15	Rest1_Rate_Lower	RW	0x00
0x16	Rest1_Rate_Upper	RW	0x00
0x17	Rest1_Downshift	RW	0x1F
0x18	Rest2_Rate_Lower	RW	0x63
0x19	Rest2_Rate_Upper	RW	0x00
0x1A	Rest2_Downshift	RW	0xBC
0x1B	Rest3_Rate_Lower	RW	0xF3
0x1C	Rest3_Rate_Upper	RW	0x01
0x24	Observation	RW	0x00
0x25	Data_Out_Lower	R	0x00
0x26	Data_Out_Upper	R	0x00
0x29	Raw_Data_Dump	RW	0x00
0x2A	SROM_ID	R	0x00
0x2B	Min_SQ_Run	RW	0x10
0x2C	Raw_Data_Threshold	RW	0x0A
0x2F	Config5	RW	0x31
0x3A	Power_Up_Reset	W	N/A
0x3B	Shutdown	W	N/A
0x3F	Inverse_Product_ID	R	0xBD
0x41	LiftCutoff_Tune3	RW	0x00
0x42	Angle_Snap	RW	0x00
0x4A	LiftCutoff_Tune1	RW	0x00
0x50	Motion_Burst	RW	0x00
0x58	LiftCutoff_Tune_Timeout	RW	0x27
0x5A	LiftCutoff_Tune_Min_Length	RW	0x09
0x62	SROM_Load_Burst	W	N/A
0x63	Lift_Config	RW	0x02
0x64	Raw_Data_Burst	R	0x00
0x65	LiftCutoff_Tune2	R	0x00

11.0 Registers Description

Register: 0x00								
Name: Product_ID								
Bit	7	6	5	4	3	2	1	0
Field	PID ₇	PID ₆	PID ₅	PID ₄	PID ₃	PID ₂	PID ₁	PID ₀
	Reset Value: 0x42							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	This value is a unique identification assigned to this model only. The value in this register does not change; it can be used to verify that the serial communications link is functional.							


Register: 0x01								
Name: Revision_ID								
Bit	7	6	5	4	3	2	1	0
Field	RID ₇	RID ₆	RID ₅	RID ₄	RID ₃	RID ₂	RID ₁	RID ₀
	Reset Value: 0x01							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	This register contains the current IC revision, the revision of the permanent internal firmware. It is subject to change when new IC versions are released.							

Register: 0x02								
Name: Motion								
Bit	7	6	5	4	3	2	1	0
Field	MOT	Reserved	1	RData_1st	Lift_Stat	OP_MODE ₁	OP_MODE ₂	FRAME_RData_1st
	Reset Value: 0x20							
Access: R/W	Read/ Write							
Data Type:	8-bit Field							
Usage	<p>This register allows the user to determine if motion has occurred since the last time it was read. The procedure to read the motion registers (Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H) is as follows:</p> <ol style="list-style-type: none"> 1. Write any value to the Motion register. 2. Read the Motion register. This will freeze the Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H register values. 3. If the MOT bit is set, Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H registers should be read in the given sequence to get the accumulated motion. Note: if Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H registers are not read before the motion register is read for the second time, the data in Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H will be lost. 4. To read a new set of motion data (Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H), repeat from Step 2. 5. If any other register was read i.e. any other register besides Motion, Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H, then, to read a new set of motion data, repeat from Step 1 instead. 							

Field Name	Description
MOT	Motion since last report or PD 0 = No motion 1 = Motion occurred, data ready for reading in Delta_X_L, Delta_X_H, Delta_Y_L and Delta_Y_H registers
[6]	Reserved.
[5]	1
RData_1st	This bit is set when the Raw_Data_Grab register is written to or when a complete raw data array has been read, initiating an increment to raw data 0,0. 0 = Raw_Data_Grab data not from raw data 0,0 1 = Raw_Data_Grab data is from raw data 0,0
Lift_Stat	Indicate the lift status of Chip, 0 = Chip on surface. 1 = Chip lifted.
OP_Mode[1:0]	00 – Run mode 01 – Rest 1 10 – Rest 2 11 – Rest 3
FRAME_RData_1st	This bit is set to indicate first raw data in frame capture. 0 = Frame capture data not from raw data 0,0 1 = Frame capture data is from raw data 0,0

Register: 0x03								
Name: Delta_X_L								
Bit	7	6	5	4	3	2	1	0
Field	X ₇	X ₆	X ₅	X ₄	X ₃	X ₂	X ₁	X ₀
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	16 bits 2's complement number. Lower 8 bits of Delta_X.							
Usage	X movement is counts since last report. Absolute value is determined by resolution. Reading it clears the register.							

Register: 0x04								
Name: Delta_X_H								
Bit	7	6	5	4	3	2	1	0
Field	X ₁₅	X ₁₄	X ₁₃	X ₁₂	X ₁₁	X ₁₀	X ₉	X ₈
	Reset Value: 0x04							
Access: R/W	Read Only							
Data Type:	16 bits 2's complement number. Lower 8 bits of Delta_X.							
Usage	Delta_X_H must be read after Delta_X_L to have the full motion data. Reading it clears the register.							

Register: 0x05								
Name: Delta_Y_L								
Bit	7	6	5	4	3	2	1	0
Field	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	16 bits 2's complement number. Lower 8 bits of Delta_Y.							
Usage	<p>Y movement is counts since last report. Absolute value is determined by resolution. Reading it clears the register.</p> 							

Register: 0x06								
Name: Delta_Y_H								
Bit	7	6	Bit	7	6	Bit	7	6
Field	Y ₁₅	Y ₁₄	Y ₁₃	Y ₁₂	Y ₁₁	Y ₁₀	Y ₉	Y ₈
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	16 bits 2's complement number. Upper 8 bits of Delta_Y							
Usage	Delta_Y_H must be read after Delta_Y_L to have the full motion data. Reading it clears the register							

Register: 0x07								
Name: SQUAL								
Bit	7	6	5	4	3	2	1	0
Field	SQ ₇	SQ ₆	SQ ₅	SQ ₄	SQ ₃	SQ ₂	SQ ₁	SQ ₀
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	<p>The SQUAL (Surface quality) register is a measure of the number of valid features visible by the chip in the current frame. Use the following formula to find the total number of valid features.</p> $\text{Number of Features} = \text{SQUAL Register Value} * 8$ <p>The maximum SQUAL register value is 0x80. Since small changes in the current frame can result in changes in SQUAL, variations in SQUAL when looking at a surface are expected. The graph below shows 883 sequentially acquired SQUAL values, while a chip was moved slowly over white paper.</p> <p>SQUAL values are only valid in run mode. Disable Rest mode before measuring SQUAL.</p>							




Figure 25. Average SQUAL on white paper




Figure 26. Mean SQUAL vs Z

Register: 0x08								
Name: Raw_Data_Sum								
Bit	7	6	5	4	3	2	1	0
Field	AP ₇	AP ₆	AP ₅	AP ₄	AP ₃	AP ₂	AP ₁	AP ₀
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	<p>This register is used to find the average raw data value. It reports the upper byte of an 18-bit counter which sums all 1296 raw data in the current frame. To find the average raw data values follow the formula below.</p> $\text{Average Raw Data} = \text{Register Value} * 1024 / 1296$ <p>The maximum register value is 160(Dec) (0xA0) (127 * 1296 / 1024 truncated to an integer). The minimum register value is 0. The raw data sum value can change every frame</p>							

Register: 0x09								
Name: Maximum_Raw_Data								
Bit	7	6	5	4	3	2	1	0
Field	MRD ₇	MRD ₆	MRD ₅	MRD ₄	MRD ₃	MRD ₂	MRD ₁	MRD ₀
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	Maximum Raw data value in current frame. Minimum value = 0, maximum value = 127. The maximum raw data value can change every frame							

Register: 0x0A								
Name: Minimum_Raw_Data								
Bit	7	6	5	4	3	2	1	0
Field	MinRD ₇	MinRD ₆	MinRD ₅	MinRD ₄	MinRD ₃	MinRD ₂	MinRD ₁	MinRD ₀
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	Minimum Raw data value in current frame. Minimum value = 0, maximum value = 127. The minimum raw data value can change every frame							

Register: 0x0B								
Name: Shutter_Lower								
Bit	7	6	5	4	3	2	1	0
Field	S ₇	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀
	Reset Value: 0x12							
Access: R/W	Read Only							
Data Type:	16-bit unsigned number							
Usage	Lower byte of the 16bit Shutter register							

Register: 0x0C								
Name: Shutter_Upper								
Bit	7	6	5	4	3	2	1	0
Field	S ₁₅	S ₁₄	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S ₉	S ₈
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	16-bit unsigned number							
Usage	Units are clock cycles of the internal oscillator. Read Shutter_Upper first, then Shutter_Lower. They should be read consecutively. The shutter is adjusted to keep the average raw data values within normal operating ranges. The shutter value is checked and automatically adjusted to a new value if needed on every frame when operating in default mode.							

Register: 0x0D														
Name: Control														
Bit	7	6	5	4	3	2	1	0						
Field	CTRL1 ₇	CTRL1 ₆	CTRL1 ₅	Reserved	Reserved	Reserved	Reserved	Reserved						
	Reset Value: 0x02													
Access: R/W	Read Write													
Data Type:	8-bit unsigned integer													
Usage	This register defines programmable invert able of XY register scheme.													
	<table><tr><th>Field Name</th><th>Description</th></tr><tr><td>CTRL1_[7:5]</td><td>000 - 0 degree 110 - 90 degree 011 – 180 degree 101 – 270 degree</td></tr><tr><td>Reserved_[4:0]</td><td>Reserved</td></tr></table>								Field Name	Description	CTRL1 _[7:5]	000 - 0 degree 110 - 90 degree 011 – 180 degree 101 – 270 degree	Reserved _[4:0]	Reserved
	Field Name	Description												
	CTRL1 _[7:5]	000 - 0 degree 110 - 90 degree 011 – 180 degree 101 – 270 degree												
	Reserved _[4:0]	Reserved												
Note: For CTRL1 _[7:5] please use 0 degree for best performance														

Register: 0x0F								
Name: Config1								
Bit	7	6	5	4	3	2	1	0
Field	RES ₇	RES ₁₆	RES ₅	RES ₄	RES ₃	RES ₂	RES ₁	RES ₀
	Reset Value: 0x31							
Access: R/W	Read/ Write							
Data Type:	Bit Field							
Usage	This register allows the user to change the X & Y or Y only resolution of the chip. Shown below are the bits, their default values, and optional values. The CPI of X & Y or Y only setting in this register depends on the Rpt_Mod register bit (refer to the description for Config2 register).							

Register: 0x10								
Name: Config2								
Bit	7	6	5	4	3	2	1	0
Field	Reserved	Reserved	Rest_En	Reserved	Reserved	Rpt_Mod	Reserved	0
	Reset Value: 0x20							
Access: R/W	Read/ Write							
Data Type:	Bit Field							
Usage	Field Name		Description					
	[7:6]		Reserved					
	Rest_En		0 = Normal operation without REST mode. 1 = REST mode enable.					
	[4:3]		Reserved					
	Rpt_Mod		Select the X and Y CPI reporting mode. = 0: Normal CPI setting affects both delta X and Y. = 1: CPI setting for delta Y is defined by Config1 (address 0x0F). CPI setting for delta X is defined by Config5 (address 0x2F)					
	1		Reserved					
	Bit[0]		Must be set to 0					

Register: 0x11								
Name: Angle_Tune								
Bit	7	6	5	4	3	2	1	0
Field	Angle ₇	Angle ₆	Angle ₅	Angle ₄	Angle ₃	Angle ₂	Angle ₁	Angle ₀
	Reset Value: 0x00							
Access: R/W	Read/ Write							
Data Type:	Bit Field							
Usage	Field Name		Description					
	Angle[7:0]		0xE2 -30 degree 0xF6 -10 degree 0x00 0 degree (default) 0x0F +15 degree 0x1E +30 degree					

Register: 0x12								
Name: Frame_Capture								
Bit	7	6	5	4	3	2	1	0
Field	FC ₇	FC ₆	FC ₅	FC ₄	FC ₃	FC ₂	FC ₁	FC ₀
	Reset Value: 0x12							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	Used to capture the next available complete 1 frame of raw data values to be stored to RAM. Writing to this register will cause any firmware loaded to be overwritten and stops navigation. A hardware reset and SROM download are required to restore normal operation for motion reading. Refer to the Frame Capture section for use details.							

Register: 0x13								
Name: SROM_Enable								
Bit	7	6	5	4	3	2	1	0
Field	SE ₇	SE ₆	SE ₅	SE ₄	SE ₃	SE ₂	SE ₁	SE ₀
	Reset Value: N/A							
Access: R/W	Write Only							
Data Type:	8-bit unsigned integer							
Usage	<p>Write to this register to start either SROM download or SROM CRC test. See SROM Download section for details.</p> <p>SROM CRC test can be performed to check if SROM download was successful. Navigation is halted and the SPI port should not be used during this SROM CRC test. Registers will be reset to default value after completion of CRC test.</p> <p>SROM CRC read procedure is as below:</p> <ol style="list-style-type: none"> 1. Write 0x15 to SROM_Enable register. 2. Wait for at least 10ms. 3. Read register Data_Out_Upper and register Data_Out_Lower . 							

Register: 0x14								
Name: Run_Downshift								
Bit	7	6	5	4	3	2	1	0
Field	RD ₇	RD ₆	RD ₅	RD ₄	RD ₃	RD ₂	RD ₁	RD ₀
	Reset Value: 0x32							
Access: R/W	Read/ Write							
Data Type:	8-bit unsigned integer							
Usage	<p>This register set the Run to Rest1 downshift time. Default value is 500ms. Use the formula below for calculation. The minimum register value is 0x01. A value of 0x00 will be internally clipped to 0x01.</p> <p>Run Downshift time (ms) = RD[7:0] x 10 ms Default = 50 x 10 = 500ms Max = 255x10 = 2550ms = 2.55s</p> <p>All the above values are expected to have a +40% and -20% of tolerance.</p>							

Register: 0x15								
Name: Res1_Rate_Lower								
Bit	7	6	5	4	3	2	1	0
Field	R1R ₇	R1R ₆	R1R ₅	R1R ₄	R1R ₃	R1R ₂	R1R ₁	R1R ₀
	Reset Value: 0x00							
Access: R/W	Read/Write							
Data Type:	16-bit unsigned integer							
Usage	Lower byte of the Rest1 frame rate register.							

Register: 0x16								
Name: Rest1_Rate_Upper								
Bit	7	6	5	4	3	2	1	0
Field	R1R ₁₅	R1R ₁₄	R1R ₁₃	R1R ₁₂	R1R ₁₁	R1R ₁₀	R1R ₉	R1R ₈
	Reset Value: 0x00							
Access: R/W	Read/Write							
Data Type:	16-bit unsigned integer							
Usage	<p>Upper byte of the Rest1 frame rate register. This register sets the Rest1 frame rate duration. Default value is 1 ms. To write to the registers, write Lower first, followed by Upper. Register read can be in any order but must be consecutive.</p> <p>R1R[15:0] value must not exceed 0x09B0, otherwise an internal watchdog will trigger a reset. Use the formula below for calculation.</p> <p>Rest1 frame rate duration = (R1R[15:0] + 1) x 1 ms Default = (0 + 1) x 1 = 1 ms</p> <p>All the above values are expected to have a +40% and -20% of tolerance.</p>							

Register: 0x17								
Name: Rest1_Downshift								
Bit	7	6	5	4	3	2	1	0
Field	R1D ₇	R1D ₆	R1D ₅	R1D ₄	R1D ₃	R1D ₂	R1D ₁	R1D ₀
	Reset Value: 0x1F							
Access: R/W	Read/Write							
Data Type:	8-bit unsigned integer							
Usage	<p>This register set the Rest1 to Rest2 downshift time. Default value is 9.92 sec. Use the formula below for calculation. The minimum register value is 0x01. A value of 0x00 will be internally clipped to 0x01. The default multiplier value is defined through SROM.</p> <p>Rest1 Downshift time = R1D[7:0] x 320 x Rest1_Rate. Default = Rest1_Downshift x 320 x Rest1_Rate = 9.92s (default multiplier value is 320)</p> <p>All the above values are expected to have a +40% and -20% of tolerance.</p>							

Register: 0x18								
Name: Rest2_Rate_Lower								
Bit	7	6	5	4	3	2	1	0
Field	R2R ₇	R2R ₆	R2R ₅	R2R ₄	R2R ₃	R2R ₂	R2R ₁	R2R ₀
	Reset Value: 0x63							
Access: R/W	Read/Write							
Data Type:	16-bit unsigned integer							
Usage	Lower byte of the Rest2 frame rate register.							

Register: 0x19								
Name: Rest2_Rate_Upper								
Bit	7	6	5	4	3	2	1	0
Field	R2R ₁₅	R2R ₁₄	R2R ₁₃	R2R ₁₂	R2R ₁₁	R2R ₁₀	R2R ₉	R2R ₈
	Reset Value: 0x00							
Access: R/W	Read/Write							
Data Type:	16-bit unsigned integer							
Usage	<p>Upper byte of the Rest2 frame rate register. This register sets the Rest2 frame rate duration. Default value is 100 ms. To write to the registers, write Lower first, followed by Upper. Register read can be in any order but must be consecutive.</p> <p>R2R[15:0] value must not exceed 0x09B0, otherwise an internal watchdog will trigger a reset. Use the formula below for calculation.</p> <p>Rest2 frame rate duration = (R2R[15:0] + 1) x 1 ms Default = (99 + 1) x 1 = 100 ms</p> <p>All the above values are expected to have a +40% and -20% of tolerance.</p>							

Register: 0x1A								
Name: Rest2_Downshift								
Bit	7	6	5	4	3	2	1	0
Field	R2D ₇	R2D ₆	R2D ₅	R2D ₄	R2D ₃	R2D ₂	R2D ₁	R2D ₀
	Reset Value: 0xBC							
Access: R/W	Read/Write							
Data Type:	8-bit unsigned integer							
Usage	<p>This register set the Rest2 to Rest3 downshift time. Default value is 601.6s. Use the formula below for calculation. The minimum register value is 0x01. A value of 0x00 will be internally clipped to 0x01.</p> <p>Rest2 Downshift time = R2D[7:0] x 32 x Rest2_Rate. Default = 188 x 32 x 100 = 601.6s = 10mins</p> <p>All the above values are expected to have a +40% and -20% of tolerance.</p>							

Register: 0x1B								
Name: Rest3_Rate_Lower								
Bit	7	6	5	4	3	2	1	0
Field	R3R ₇	R3R ₆	R3R ₅	R3R ₄	R3R ₃	R3R ₂	R3R ₁	R3R ₀
	Reset Value: 0xF3							
Access: R/W	Read/Write							
Data Type:	16-bit unsigned integer							
Usage	Lower byte of the Rest3 frame rate register.							

Register: 0x1C								
Name: Res3_Rate_Upper								
Bit	7	6	5	4	3	2	1	0
Field	R3R ₁₅	R3R ₁₄	R3R ₁₃	R3R ₁₂	R3R ₁₁	R3R ₁₀	R3R ₉	R3R ₈
	Reset Value: 0x01							
Access: R/W	Read/Write							
Data Type:	16-bit unsigned integer							
Usage	<p>Upper byte of the Rest3 frame rate register. This register sets the Rest3 frame rate duration. Default value is 500 ms. To write to the registers, write Lower first, followed by Upper. Register read can be in any order but must be consecutive.</p> <p>R3R[15:0] value must not exceed 0x09B0, otherwise an internal watchdog will trigger a reset. Use the formula below for calculation.</p> <p>Rest3 frame rate duration = (R3R[15:0] + 1) x 1 ms</p> <p>Default = (499 + 1) x 1 = 500 ms</p> <p>All the above values are expected to have a +40% and -20% of tolerance.</p>							

Register: 0x24								
Name: Observation								
Bit	7	6	5	4	3	2	1	0
Field	Reserved	OB ₆	OB ₅	OB ₄	OB ₃	OB ₂	OB ₁	OB ₀
	Reset Value: 0x00							
Access: R/W	Read/Write							
Data Type:	Bit Field							
Usage	<p>The user must clear the register by writing 0x00, wait for minimum T_{dly_obs} msec, and read the register. The active process will have set their corresponding bit. The register may be used as part of recovery scheme to detect a problem caused by EFT/B or ESD.</p> <p>T_{dly_obs} is defined as the longest frame period + 0.5msec. The longest frame period is Rest3. Clock tolerance need to be taken into account. For e.g. if the default Rest3 rate of 500msec is used, then $T_{dly_obs} = (500 \times 1.4) + 0.5 = 700.5\text{msec}$.</p>							
	Field Name		Description					
	OB6		SROM_RUN: Indicates whether SROM is running. 0 = SROM not running 1 = SROM running					
	OB[5:0]		Set once per frame					

Register: 0x25								
Name: Data_Out_Lower								
Bit	7	6	5	4	3	2	1	0
Field	DO ₇	DO ₆	DO ₅	DO ₄	DO ₃	DO ₂	DO ₁	DO ₀
	Reset Value: 0x00							
Access: R/W	Read Only							
Data Type:	16-bit unsigned integer							
Usage	Lower byte of the Data_Out register							

Register: 0x26														
Name: Data_Out_Upper														
Bit	7	6	5	4	3	2	1	0						
Field	DO ₁₅	DO ₁₄	DO ₁₃	DO ₁₂	DO ₁₁	DO ₁₀	DO ₉	DO ₈						
	Reset Value: 0x00													
Access: R/W	Read Only													
Data Type:	16-bit unsigned integer													
Usage	Data in these registers come from the SROM CRC test. The data can be read out in any order. The SROM CRC test is initiated by writing 0x15 to SROM_Enable register.													
	<table><tr><th>CRC Result</th><th>Data_Out_Upper</th><th>Data_Out_Lower</th></tr><tr><td>SROM CRC test</td><td>0xBE</td><td>0xEF</td></tr></table>								CRC Result	Data_Out_Upper	Data_Out_Lower	SROM CRC test	0xBE	0xEF
	CRC Result	Data_Out_Upper	Data_Out_Lower											
SROM CRC test	0xBE	0xEF												

Register: 0x29								
Name: Raw_Data_Grab								
Bit	7	6	5	4	3	2	1	0
Field	Valid	RD_D ₆	RD_D ₅	RD_D ₄	RD_D ₃	RD_D ₂	RD_D ₁	RD_D ₀
	Reset Value: 0x00							
Access: R/W	Read / Write							
Data Type:	8-bit unsigned integer							
Usage	<p>Write any value to this register to initialize the raw data output. Read motion register to check if first raw data is ready, and then read data from this register for the raw data.</p> <ol style="list-style-type: none"> Write 0 to Bit [5] of register 0x10 (Config2) to disable Rest mode. Write any value to Raw_Data_Grab register to reset the register. Read MOTION register 0x02 & check for Bit [4] for first raw data in raw data grab to be ready. Then continuously reading Raw_Data_Grab register for raw data for 1296 times. Ensure Bit [7] is valid for each raw data read. Write 1 to Bit [5] of register 0x10 (Config2) to enable rest mode if required. 							

Register: 0x2A								
Name: SROM_ID								
Bit	7	6	5	4	3	2	1	0
Field	SR ₇	SR ₆	SR ₅	SR ₄	SR ₃	SR ₂	SR ₁	SR ₀
	0x00							
Access: R/W	Read Only							
Data Type:	8-bit unsigned integer							
Usage	Contains the revision of the downloaded Shadow ROM (SROM) firmware. If the firmware has been successfully downloaded and the chip is operating out of SROM, this register will contain the SROM firmware revision; otherwise it will contain 0x00.							

Register: 0x2B								
Name: Min_SQ_Run								
Bit	7	6	5	4	3	2	1	0
Field	MSQR ₇	MSQR ₆	MSQR ₅	MSQR ₄	MSQR ₃	MSQR ₂	MSQR ₁	MSQR ₀
	Reset Value: 0x10							
Access: R/W	Read/Write							
Data Type:	Bit Field							
Usage	This register defines the minimum Squal threshold below which the chip will produce motion delta values of zero. Typically, the default value of this register should only be modified as a result of Lift cut off calibration SROM. Min_SQ_Run is only available for Tracking SROM and above.							

Register: 0x2C								
Name: Raw_Data_Threshold								
Bit	7	6	5	4	3	2	1	0
Field	RDTH ₇	RDTH ₆	RDTH ₅	RDTH ₄	RDTH ₃	RDTH ₂	RDTH ₁	RDTH ₀
	Reset Value: 0x0A							
Access: R/W	Read/ Write							
Data Type:	Bit Field							
Usage	<p>This register affects the SQUAL value register value. The SQUAL is a measure of the number of valid features. The raw data threshold register defines what is considered a valid feature. A low threshold value will make it easier for a feature to be considered valid. Therefore, a low raw data threshold will increase SQUAL since more features will be considered valid and vice versa.</p> <p>If raw data threshold is set too high, it will invalidate features that are actually trackable, thus making SQUAL too low and degrades tracking. If raw data threshold is set too low, it will validate features that are not trackable.</p> <p>Typically, the default value of this register should only be modified as the result of Lift cut off calibration SROM. Raw_Data_Threshold is only available with tracking SROM.</p>							

Register: 0x2F																														
Name: Config5																														
Bit	7	6	5	4	3	2	1	0																						
Field	RESX ₇	RESX ₆	RESX ₅	RESX ₄	RESX ₃	RESX ₂	RESX ₁	RESX ₀																						
	Reset Value: 0x31																													
Access: R/W	Read/ Write																													
Data Type:	Bit Field																													
Usage	This register allows the user to change the X-axis resolution when the chip is configured to have independent X-axis and Y-axis resolution reporting mode via Rpt_Mod bit = 1 in Config2 register. The setting in this register will be inactive if Rpt_Mod bit = 0.Shown below are the bits, their default values, and optional values.																													
	<table><tr><th>Field Name</th><th>Description</th></tr><tr><td>RESX [7:0]</td><td>Set resolution with CPI step of 100 cpi</td></tr><tr><td></td><td>0x00: 100 cpi (Minimum cpi)</td></tr><tr><td></td><td>0x01: 200 cpi</td></tr><tr><td></td><td>0x02: 300 cpi</td></tr><tr><td></td><td>:</td></tr><tr><td></td><td>:</td></tr><tr><td></td><td>0x31: 5000 cpi (default cpi)</td></tr><tr><td></td><td>:</td></tr><tr><td></td><td>:</td></tr><tr><td></td><td>0x77: 12000 cpi (maximum cpi)</td></tr></table>								Field Name	Description	RESX [7:0]	Set resolution with CPI step of 100 cpi		0x00: 100 cpi (Minimum cpi)		0x01: 200 cpi		0x02: 300 cpi		:		:		0x31: 5000 cpi (default cpi)		:		:		0x77: 12000 cpi (maximum cpi)
	Field Name	Description																												
	RESX [7:0]	Set resolution with CPI step of 100 cpi																												
		0x00: 100 cpi (Minimum cpi)																												
		0x01: 200 cpi																												
		0x02: 300 cpi																												
		:																												
		:																												
		0x31: 5000 cpi (default cpi)																												
	:																													
	:																													
	0x77: 12000 cpi (maximum cpi)																													

Register: 0x3A								
Name: Power_Up_Reset								
Bit	7	6	5	4	3	2	1	0
Field	PUR ₇	PUR ₆	PUR ₅	PUR ₄	PUR ₃	PUR ₂	PUR ₁	PUR ₀
	Reset Value: N/A							
Access: R/W	Write Only							
Data Type:	8-bit unsigned integer							
Usage	Write 0x5a to this register to reset the chip. All settings will revert to default values. Reset is required after recovering from shutdown mode and to restore normal operation after Frame Capture							

Register: 0x3B								
Name: Shutdown								
Bit	7	6	5	4	3	2	1	0
Field	SD ₇	SD ₆	SD ₅	SD ₄	SD ₃	SD ₂	SD ₁	SD ₀
	Reset Value: N/A							
Access: R/W	Write Only							
Data Type:	8-bit unsigned integer							
Usage	Write 0xB6 to set the chip to shutdown mode. Refer to the Shutdown section for more details and on the recovery procedure.							

Register: 0x3F								
Name: Inverse_Product_ID								
Bit	7	6	5	4	3	2	1	0
Field	PID ₇	PID ₆	PID ₅	PID ₄	PID ₃	PID ₂	PID ₁	PID ₀
	Reset Value: 0xBD							
Access: R/W	Read Only							
Data Type:	Bit Field							
Usage	This value is the inverse of the Product_ID. It is used to test the SPI port hardware							

Register: 0x41								
Name: LiftCutoff_Tune3								
Bit	7	6	5	4	3	2	1	0
Field	RMSQ ₇	RMSQ ₆	RMSQ ₅	RMSQ ₄	RMSQ ₃	RMSQ ₃	RMSQ ₁	RMSQ ₀
	Reset Value: 0x00							
Access: R/W	Read/Write							
Data Type:	Bit Field							
Usage	This register is valid only if the calibration procedure is stopped successfully. RMSQ[7:0] recommends a minimum Squal run value that replaces the default value in the Min_SQ_Run register to improve lift performance. LiftCutoff_Tune3 is only available if Lift cut off calibration SROM is used for Lift cut off calibration.							

Register: 0x42								
Name: Angle_Snap								
Bit	7	6	5	4	3	2	1	0
Field	AS_EN	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	Reset Value: 0x00							
Access: R/W	Read/Write							
Data Type:	Bit Field							
Usage	<p>The AS_EN bit in this register enables or disables the Angle Snap feature.</p> <p>AS_EN = 0 (Angle snap disabled. This is the default value.)</p> <p>AS_EN = 1 (Angle snap enabled with 5° snap setting.)</p>							

Register: 0x4A																
Name: LiftCutoff_Tune1																
Bit	7	6	5	4	3	2	1	0								
Field	RUN_CAL	Reserved	Reserved	Reserved	Reserved	CAL_STAT2	CAL_STAT1	CAL_STAT0								
	Reset Value: 0x00															
Access: R/W	Read/Write															
Data Type:	Bit Field															
Usage	This register is used to start either the Shutter Calibration or the SQUAL Calibration Lift cut off calibration procedure. It is also used to check the status of either procedure. Refer to the Lift cut off calibration section for more details.															
	<table><tr><th>Field Name</th><th>Description</th></tr><tr><td>RUN_CAL</td><td>0 = Stop Shutter Calibration procedure (default) 1 = Start Shutter Calibration procedure</td></tr><tr><td>Bit [6:3]</td><td>Reserved</td></tr><tr><td>CAL_STAT[2:0]</td><td>0x00 = Reserved 0x01 = Calibration in progress. 0x02 = Calibration successfully completed (minimum length met). Surface data collection continues until timeout. Registers LiftCutoff_Tune_Min_Length and LiftCutoff_Tune_Timeout define the minimum length threshold and timeout respectively. 0x03 = Calibration successfully completed (minimum length met) and timeout has triggered. Surface data collection stops automatically. 0x04 = Calibration unsuccessful (minimum length not met) and timeout has triggered. 0x05 - 0x07 = Reserved</td></tr></table>								Field Name	Description	RUN_CAL	0 = Stop Shutter Calibration procedure (default) 1 = Start Shutter Calibration procedure	Bit [6:3]	Reserved	CAL_STAT[2:0]	0x00 = Reserved 0x01 = Calibration in progress. 0x02 = Calibration successfully completed (minimum length met). Surface data collection continues until timeout. Registers LiftCutoff_Tune_Min_Length and LiftCutoff_Tune_Timeout define the minimum length threshold and timeout respectively. 0x03 = Calibration successfully completed (minimum length met) and timeout has triggered. Surface data collection stops automatically. 0x04 = Calibration unsuccessful (minimum length not met) and timeout has triggered. 0x05 - 0x07 = Reserved
	Field Name	Description														
	RUN_CAL	0 = Stop Shutter Calibration procedure (default) 1 = Start Shutter Calibration procedure														
	Bit [6:3]	Reserved														
	CAL_STAT[2:0]	0x00 = Reserved 0x01 = Calibration in progress. 0x02 = Calibration successfully completed (minimum length met). Surface data collection continues until timeout. Registers LiftCutoff_Tune_Min_Length and LiftCutoff_Tune_Timeout define the minimum length threshold and timeout respectively. 0x03 = Calibration successfully completed (minimum length met) and timeout has triggered. Surface data collection stops automatically. 0x04 = Calibration unsuccessful (minimum length not met) and timeout has triggered. 0x05 - 0x07 = Reserved														

Register: 0x50								
Name: Motion_Burst								
Bit	7	6	5	4	3	2	1	0
Field	MB ₇	MB ₆	MB ₅	MB ₄	MB ₃	MB ₂	MB ₁	MB ₀
	Reset Value: 0x00							
Access: R/W	Read/Write							
Data Type:	8-Bit unsigned integer							
Usage	The Motion_Burst register is used for high-speed access of up to 12 register bytes. See the Burst Mode-Motion Read section for full details of operation.							

Register: 0x58								
Name: LiftCutoff_Tune_Timeout								
Bit	7	6	5	4	3	2	1	0
Field	RMSQ ₇	RMSQ ₆	RMSQ ₅	RMSQ ₄	RMSQ ₃	RMSQ ₃	RMSQ ₁	RMSQ ₀
	Reset Value: 0x27							
Access: R/W	Read/Write							
Data Type:	Bit Field							
Usage	<p>This register sets the minimum Lift cut off calibration timeout threshold.</p> <p>Timeout (sec) = (TIMEOUT[7:0] + 1) x 0.5 sec Default = (39 + 1) x 0.5 = 20 sec</p> <p>Allowed TIMEOUT[7:0] range is 0x00 (0.5 sec) to 0xF9 (125 sec).</p> <p>All the above values are expected to have a +40% and -20% of tolerance.</p>							

Register: 0x5A								
Name: LiftCutoff_Tune_Min_Length								
Bit	7	6	5	4	3	2	1	0
Field	MINL ₇	MINL ₆	MINL ₅	MINL ₄	MINL ₃	MINL ₃	MINL ₁	MINL ₀
	Reset Value: 0x09							
Access: R/W	Read/Write							
Data Type:	Bit Field							
Usage	<p>This register sets the minimum Lift cut off calibration length threshold.</p> <p>Minimum Length (inches) = (MINL[7:0] + 1) x 2 inches Default = (9 + 1) x 2 = 20 inches</p> <p>Allowed MINL [7:0] range is 0x00 (2 inches) to 0xF9 (500 inches).</p> <p>Actual distance is expected to have a tolerance that is strongly dependent on MINL. The tolerance is approximately 40% for MINL = 0x04 (10 inches) and above. It is not recommended to set a MINL that is lower because the tolerance can potentially increase to 100%.</p>							

Register: 0x62								
Name: SROM_Load_Burst								
Bit	7	6	5	4	3	2	1	0
Field	SL ₇	SL ₆	SL ₅	SL ₄	SL ₃	SL ₂	SL ₁	SL ₀
	Reset Value: N/A							
Access: R/W	Write Only							
Data Type:	8-Bit unsigned integer							
Usage	The SROM_Load_Burst register is used for high-speed programming SROM from an external PROM or microcontroller. See the SROM Download section for use details.							

Register: 0x63								
Name: Lift_Config								
Bit	7	6	5	4	3	2	1	0
Field	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LIFC1	LIFC0
	Reset Value: 0X02							
Access: R/W	Read/Write							
Data Type:	Bit Field							
Usage	This register defines the lift detection height threshold. The lift status bit is asserted when the chip is above the threshold.							
	LIFC[1:0]		Description					
	00		Reserved					
	10		Lift detection height = nominal height + 2 mm (default value).					
	11		Lift detection height = nominal height + 3 mm.					

Register: 0x64								
Name: Raw_Data_Burst								
Bit	7	6	5	4	3	2	1	0
Field	RDB ₇	RDB ₆	RDB ₅	RDB ₄	RDB ₃	RDB ₂	RDB ₁	RDB ₀
	Reset Value: 0X00							
Access: R/W	Read Only							
Data Type:	8-Bit unsigned integer							
Usage	The Raw_Data_Burst register is used for high-speed access to all the raw data values for one complete frame capture, without having to write to the register address to obtain each raw data. The data pointer is automatically incremented after each read so all 1296 raw data values may be obtained by reading this register 1296 times. See the Frame Capture section for details.							
	Note: Maximum raw data value is 127. PB7 is always zero.							

Register: 0x65								
Name: LiftCutoff_Tune2								
Bit	7	6	5	4	3	2	1	0
Field	Reserved	RPTH ₆	RPTH ₅	RPTH ₄	RPTH ₃	RPTH ₃	RPTH ₁	RPTH ₀
	Reset Value:0x00							
Access: R/W	Read Only							
Data Type:	Bit Field							
Usage	This register provides Lift cut off calibration related readout registers. See the Lift cut off calibration section for more details.							
	Field Name		Description					
	RPTH[6:0]		These bits are valid only if calibration procedure is stopped successfully. RPTH[6:0] recommends a raw data threshold value that replaces the default value in the Raw_Data_Threshold register to improve lift performance.					

12.0 Document Revision History

Revision Number	Date	Description
1.00	19 Aug 2014	- Initial creation
1.10	26 Nov 2015	- pg8 update Fig6 Lens Outline Drawing - pg10 update Fig8 Recommended Base Plate Opening - pg28 add item #3 Delay for 30ms
1.20	25 Feb 2016	- pg23 add point #8 Write 0x00 to Config2 register for wired mouse or 0x20 for wireless mouse design
1.30	6 Apr 2016	- pg47 add Register 0x29 Pix_Grab information
1.40	3 Aug 2016	- pg55 modify Register 0x63 Lift_Config register information. Removed setting 0x00
1.50	26 Sep 2016	- Update document. Change “sensor” to “chip”& “pixel” to “raw data” - Change PixArt RoH Logo - Change Image Array to Picture Element Array