Writing the operating system from scratch

Questions 1: how to boot?

What we Know:

BIOS loads first sector from boot device into memory 0x7c00, then jump to it.

Solutions:

Write a boot program into a boot device.

Choose a floppy disk as a boot device.

Boot program size limited by 512 bytes, so make a filesystem on floppy disk, write a loader program into it.

Boot program loads this loader program into memory, then jump to it.


Loader program is designed to implement more complex functions

Environment









Install OS

dd if=build/boot.bin of=image/my_os.img bs=512 count=1 conv=notrunc sudo mount image/my_os.img /mnt/floppy sudo cp build/loader.bin build/kernel.bin /mnt/floppy sleep 1 sudo umount /mnt/floppy

Make a floppy disk image

bximage mkfs.msdos my_os.img

Boot

Read a sector from Root Directory


For each directory entry(32 Bytes)

Find name "loader.bin"

Get First Logical Cluster No.

Read sector from Data Area into memory 0x90000

JMP 0x9000:0x100



each entry(12 bits) in FAT tables pointer to a cluster/sector on Data Area

Specifically, the FAT entry values signify the following:

Value	Meaning
0x00	Unused
0xFF0-0xFF6	Reserved cluster
0xFF7	Bad cluster
0xFF8-0xFFF	Last cluster in a file
(anything else)	Number of the next cluster in the file

Questions 2: how to manage memory?

What we Know:

Real mode is characterized by a 20-bit segmented memory address space (giving exactly 1 MiB of addressable memory) and unlimited direct software access to all addressable memory, I/O addresses and peripheral hardware.

Solutions:

Let's talk about Protected Mode

Segmentation

Segmentation provides a mechanism for dividing the processor's addressable memory space (called the linear address space) into smaller protected address spaces called segments.

Segments can be used to hold the code, data, and stack for a program.

To locate a byte in a particular segment, a logical address (also called a far pointer) must be provided. A logical address consists of a segment selector and an offset




Figure 3-1. Segmentation and Paging

Segment Selector Segment Descriptor

A segment selector is a 16-bit identifier for a segment (see Figure 3-6). It does not point directly to the segment, but instead points to the segment descriptor that defines the segment.

A segment descriptor is a data structure in a GDT or LDT that provides the processor with the size and location of a segment, as well as access control and status information.

Segment descriptors are typically created by compilers, linkers, loaders, or the operating system or executive, but not application programs.




Figure 3-6. Segment Selector




Figure 3-8. Segment Descriptor

GDT & LDT

The GDT is not a segment itself; instead, it is a data structure in linear address space. The base linear address and limit of the GDT must be loaded into the GDTR register.




Figure 3-10. Global and Local Descriptor Tables

Codes

Prepare GDT

Set cr0 PE flag

Initialize segment register

```
LABEL_GDT: Descriptor 0, 0, 0
    LABEL_DESC_FLAT_C: Descriptor 0, Offfffh, DA_CR|DA_32|DA_LIMIT_4K; 0-4G
    LABEL_DESC_FLAT_RW: Descriptor 0, Offffffh, DA_DRW|DA_32|DA_LIMIT_4K; 0-4G
    LABEL DESC VIDEO: Descriptor 0b8000h, 0ffffh, DA DRW|DA DPL3;
    GdtLen equ $ - LABEL_GDT
    GdtPtr dw GdtLen - 1; boundary
17 dd BaseOfLoader*10h + LABEL_GDT
    SelectorFlatC equ LABEL DESC FLAT C - LABEL GDT
    SelectorFlatRW equ LABEL DESC FLAT RW - LABEL GDT
    SelectorVideo equ LABEL_DESC_VIDEO - LABEL_GDT + SA_RPL3
           lgdt [GdtPtr]
       in al, 92h
          or al, 00000010b
           out 92h, al
           mov eax, cr0
           or eax. 1
           mov cr0, eax
           jmp dword SelectorFlatC:(BaseOfLoaderPhyAddr+LABEL_PM_START)
       LABEL_PM_START:
          mov ax, SelectorVideo
          mov gs, ax
          mov ax, SelectorFlatRW
          mov ds, ax
298
          mov es, ax
          mov fs, ax
          mov ss, ax
```

Paging

Paging provides a mech- anism for implementing a conventional demand-paged, virtual-memory system where sections of a program's execution environment are mapped into physical memory as needed.

Paging is enabled if CR0.PG = 1. Paging can be enabled only if protection is enabled (CR0.PE = 1).




Figure 3-1. Segmentation and Paging

```
mov eax, PageTblBase | PG_P | PG_USU | PG_RWW
mov eax, PG_P | PG_USU | PG_RWW
add eax, 4096 · · · · ; page manage 4K space
```

; Function SetupPaging SetupPaging: xor edx, edx mov eax, [dwMemSize] mov ebx, 400000h

div ebx

.no_remainder:

mov es, ax mov edi, PageDirBase xor eax, eax

pop eax mov ebx, 1024

mul ebx

mov ecx, eax

jz .no_remainder

mov ax, SelectorFlatRW

add eax, 4096

mov ecx, eax mov edi, PageTblBase xor eax, eax

mov eax, PageDirBase mov cr3, eax or eax, 80000000h jmp short .3




Figure 4-2. Linear-Address Translation to a 4-KByte Page using 32-Bit Paging

Questions 3: how to design User mode and Kernel mode?

What we Know:

OS like unix usually forbid user accessing hardware directly.

The processor uses privilege levels to prevent a program or task operating at a lesser privilege level from accessing a segment with a greater privilege.

Solutions:

User mode run privilege level 1, implement Process

Kernel mode run privilege level 0, implement Interrupt handle, such as clock to schedule Process

Privilege Level

The processor's segment-protection mechanism recognizes 4 privilege levels, numbered from 0 to 3. The greater numbers mean lesser privileges.




Figure 5-3. Protection Rings

Accessing Data Segments

The CPL is the privilege level of the currently executing program or task. It is stored in bits 0 and 1 of the CS and SS segment registers

The DPL is the privilege level of a segment or gate. It is stored in the DPL field of the segment or gate descriptor for the segment or gate.

The RPL is an override privilege level that is assigned to segment selectors. It is stored in bits 0 and 1 of the segment selector.

Max(CPL, RPL) <= DPL




Figure 5-4. Privilege Check for Data Access




Figure 5-5. Examples of Accessing Data Segments From Various Privilege Levels

Accessing Code Segments

Most code segments are nonconforming For these segments, program control car transferred only to code segments at the same level of privilege, unless the transferred out through a call gate, as describing the following sections.

Nonconforming: CPL = DPL and $RPL \le DPL$

Conforming: CPL ≥ DPL, CPL not change





Figure 5-7. Examples of Accessing Conforming and Nonconforming Code Segments From Various Privilege Levels

Gate Descriptors

To provide controlled access to code segments with different privilege levels, the processor provides special set of descriptors called gate descriptors.

There are four kinds of gate descriptors:

- Call gates
- Trap gates
- Interrupt gates
- Task gates






Figure 6-3. Interrupt Procedure Call

Interrupt Init & Handle

```
141
      %macro mask_int_func_master 1
142
              call save ; save req
143
              in al, INT_M_CTLMASK
145
              or al, (1<<%1)
              out INT_M_CTLMASK, al, disable this irq
146
147
             mov al, EOI
148
              out INT_M_CTL, al
149
150
              sti; enable other irq
151
152
             push %1
153
             call [g_irq_table + 4 * %1]
154
              pop ecx
              cli ; disable all irq
156
157
158
             in al, INT_M_CTLMASK
159
              and al, ~(1<<%1)
              out INT_M_CTLMASK, al; enable this irq
              ret ; jmp to restart or restart reenter
161
162
      %endmacro
```

Stack Switching

The operating system is responsible for creating stacks and stack-segment descriptors for all the privilege levels to be used and for loading initial pointers for these stacks into the TSS





Figure 6-4. Stack Usage on Transfers to Interrupt and Exception-Handling Routines



Reserved bits. Set to 0.

Figure 7-2. 32-Bit Task-State Segment (TSS)

Save

Step by step to draw 3 stacks!!!

```
; interrupt occur, save the reg;
110
111
      ; we need switch to kernel stack
112
113
      ; otherwise, this irg may interrupt other irg,
114
      ; stack here is just the kernel stack
      save:
116
117
         push es
118
119
120
121
122
123
124
125
         mov esi, esp
127
       ; Judge reenter or not
128
         inc dword [g_k_reenter]
          cmp dword [g_k_reenter], 0
129
130
         jne .reenter
131
132
133
         mov esp, StackTop
134
          push restart
135
          jmp [esi+RETADR-P_STACKBASE]
136
      .reenter:
          push restart_reenter
138
          imp [esi+RETADR-P_STACKBASE]
```

User Process Restart

Move stackframe address to esp

Move top of stackframe to tss.sp0

Pop ...

Iretd back to process instruction

```
; return from irq,
     ; if irq is reeneter one, recover the previous irq
92
     ; otherwise, recover the process
93
     restart:
 94
         mov esp, [g_proc_ready]
      11dt [esp + P_LDT_SEL]
95
         lea eax, [esp + P_STACKTOP]
 96
         mov dword [g_tss + TSS3_S_SP0], eax
 97
98
     restart reenter:
      dec dword [g_k_reenter]
99
100
      pop gs
101
         pop fs
102
         pop es
103
      pop ds
104
      popad
105
      add esp, 4
106
107
         iretd
```

Questions 4: how to design Multiprocess?

What we Know:

Interrupt handle save registers to a stackframe from tss.sp0

Every process should prepare this stackframe before runing

Solutions:

Define a struct contains stackframe for process

User Process Data Structure

Prepare stack at Level 0

```
extern proc_t g_proc_table[PROC_MAX];
extern char g_task_stack[STACK_SIZE*PROC_MAX];
typedef struct stackframe_s
                                           P_STACKBASE equ 0
                                           GSREG
                                                        equ P_STACKBASE
   uint32_t gs;
                                           FSREG
                                                        eau GSREG
   uint32_t fs;
                                           ESREG
                                                        equ FSREG
   uint32 t es;
                                           DSREG
                                                        eau ESREG
                                           EDIREG
                                                        equ DSREG
                                                                         + 4
   uint32_t edi;
                                           ESIREG
                                                        equ EDIREG
                                                                         + 4
   uint32_t esi;
   uint32_t ebp;
                                           EBPREG
                                                        equ ESIREG
                                                                      + 4
   uint32_t kernel_esp;
                                           KERNELESPREG
                                                             egu EBPREG
   uint32_t ebx;
                                           EBXREG
                                                        equ KERNELESPREG
                                      11
   uint32 t edx;
                                           EDXREG
                                                        equ EBXREG
                                                                         + 4
   uint32_t ecx;
                                      13
                                           ECXREG
                                                        equ EDXREG
   uint32_t eax;
                                           EAXREG
                                                        equ ECXREG
                                                                         + 4
   uint32_t retaddr;
                                           RETADR
                                                        equ EAXREG
                                                                         + 4
   uint32 t eip;
                                           EIPREG
                                                        equ RETADR
                                                                         + 4
   uint32_t cs;
                                           CSREG
   uint32_t eflags;
                                                        equ EIPREG
                                                                         + 4
   uint32_t esp;
                                           EFLAGSREG
                                                        equ CSREG
                                                                         + 4
   uint32_t ss;
                                           ESPREG
                                                        equ EFLAGSREG
}stackframe_t;
                                           SSREG
                                                        eau ESPREG
                                           P STACKTOP
                                                        equ SSREG
                                                                    + 4
typedef struct proc_s
                                           P LDT SEL
                                                        equ P_STACKTOP
                                           P_LDT
                                                        equ P LDT SEL
   stackframe_t regs;
   uint16 t ldt sel;
   descriptor_t ldts[LDT_SIZE];
                                           TSS3_S_SP0
                                                        equ 4
   uint32_t pid;
   char proc_name[PROC_NAME_MAX];
}proc_t;
```

extern proc_t* g_proc_ready;

User Process Initialize

Each process has a stack and a entry function.

```
proc_t* p_proc = g_proc_table;
int idx = 0:
for (idx = 0; idx < PROC MAX; ++idx)
   p_proc = g_proc_table + idx;
   p_proc->ldt_sel = SELECTOR_LDT_FIRST + (idx<<3);</pre>
   memcpy(&p_proc->ldts[0], &g_gdt[SELECTOR_KERNEL_CS>>3], sizeof(descriptor_t));
   p_proc->ldts[0].attr1 = DA_C | PRIVILEGE_TASK << 5; /* change the DPL*/
   memcpy(&p_proc->ldts[1], &g_gdt[SELECTOR_KERNEL_DS>>3], sizeof(descriptor_t));
   p_proc->regs.cs == (0 & SA_RPL_MASK & SA_TI_MASK) | SA_TIL | RPL_TASK; /* this RPL is
           import when iretd*/
   p_proc->regs.ds = (8 & SA_RPL_MASK & SA_TI_MASK) | SA_TIL | RPL_TASK;
   p_proc->regs.es = (8 & SA_RPL_MASK & SA_TI_MASK) | SA_TIL | RPL_TASK;
   p_proc->regs.fs = (8 & SA_RPL_MASK & SA_TI_MASK) | SA_TIL | RPL_TASK;
   p_proc->regs.ss = (8 & SA_RPL_MASK & SA_TI_MASK) | SA_TIL | RPL_TASK;
   p_proc->regs.gs = (SELECTOR_KERNEL_GS & SA_RPL_MASK) | RPL_TASK;
   p_proc->regs.eip= (uint32_t)g_func_table[idx];
   p_proc->regs.esp= (uint32_t) g_task_stack + STACK_SIZE * idx;
   p_proc->regs.eflags = 0x1202; -- /* IF=1, IOPL=1, bit 2 is always 1.*/
g_proc_ready = g_proc_table;
```

Simple & Stupid Schedule

```
void kernel_schedule()

void kernel_schedule()

{

++g_proc_ready;

(g_proc_ready >= g_proc_table + PROC_MAX)

g_proc_ready = g_proc_table;
}
```

Reference

https://software.intel.com/en-us/articles/intel-sdm