Digital systems

Computer Assignment 3

سيد عليرضا ميرشفيعي

Question 1:

Verilog description for ALU:

```
timescale 1ns/1ns
module ALU(input signed [15:0] inA, inB, output reg [15:0] outW, input inC, input
[2:0] opc, output reg zer, neg);
    always @ (inA, inB, opc) begin
       outW = 16'b0;
       zer = 1'b0;
       neg = 1'b0;
        case (opc)
           3'b000: outW = \sim inA + 1;
           3'b001: outW = inA + 1;
           3'b010: outW = inA + inB + inC;
           3'b011: outW = inA + (inB >>> 1);
           3'b100: outW = inA & inB;
           3'b101: outW = inA | inB;
           3'b110: outW = \{inA[7:0], inB[7:0]\};
            default: outW = 16'b0;
        endcase
        zer = outW == 16'b0 ? 1'b1: 1'b0;
        neg = outW[15] == 1'b1 ? 1'b1: 1'b0;
endmodule
```

Then we synthesized the code using Yosys default cells, and the result is in below:

```
3.23. Printing statistics.
=== ALU ===
   Number of wires:
                                  473
   Number of wire bits:
                                  520
   Number of public wires:
   Number of public wire bits:
                                   54
   Number of memories:
                                    0
   Number of memory bits:
                                    0
   Number of processes:
                                    0
   Number of cells:
                                   483
     $ AND
                                   59
    $ A0I3
                                   59
    $ A0I4
                                   11
     $ MUX
                                    1
                                   34
     $ NAND
     $_NOR_
                                   82
    $_NOT_
                                   65
     $ OAI3
                                   39
     $ OAI4
                                    8
     $ OR
                                   34
                                   84
     $ XNOR
                                    7
     $ XOR
3.24. Executing CHECK pass (checking for obvious problems).
checking module ALU...
found and reported 0 problems.
```

And then we used our own cells lib for our circuit.

```
5.1.2. Re-integrating ABC results.
ABC RESULTS:
                         NAND cells:
                                         207
ABC RESULTS:
                        NOR cells:
                                         366
ABC RESULTS:
                         NOT cells:
                                         130
ABC RESULTS:
                   internal signals:
                                         466
ABC RESULTS:
                      input signals:
                                          36
ABC RESULTS:
                     output signals:
                                          17
Removing temp directory.
```

Finally we wrote the Verilog description using Verilog and write a testbench for them.

```
timescale 1ns/1ns
module tb();
    reg [15:0] aa, bb;
    reg [2:0] opc;
    reg cc;
   wire [15:0] ww, ww_y;
   wire zer, neg, zer_y, neg_y;
   ALU alu(.inA(aa), .inB(bb), .inC(cc), .outW(ww), .opc(opc), .zer(zer),
.neg(neg));
   ALU_synth alu_y(.inA(aa), .inB(bb), .inC(cc), .outW(ww_y), .opc(opc),
.zer(zer_y), .neg(neg_y));
    initial opc = 3'b0;
    initial {aa, bb, cc} = $random;
    initial repeat (10) #1000 {aa, bb, cc} = $random;
    initial repeat (10) #1000 opc = opc + 3'b001;
endmodule
```

Here's the wayform.

/tb/aa	-No Data-	000010010	0001010	111000000	1000100	110000100	1000010	110110001	111000	000000110	1011100	001000110	101111	110110010	100001	110001001	0011011	000000000	111001	0000001101	101011
/tb/bb	-No Data-	100110101	0010010	101011110	1000000	0110101100	000100	0010101100	110001	101111011	0000110	110011001	1000110	0100001000	110010	101010010	0001001	111100011	000000	1110011010	000110
/tb/opc	-No Data-	000		001		010		011		100		101		110		111		000		001	
/tb/cc	-No Data-																				
/tb/ww	-No Data-	111101101	1110110	111000000	000101	001011010	1000111	0000001000	010100	000000010	0000100	111011111	101111	0110000100	110010	000000000	0000000	1111111111	000111	0000001101	101100
/tb/ww_y	-No Data-	11110110	11110110	111000000	1000101	001011010	1000111	00000010	00010100	00000001	00000100	11101111	1101111	011000010	0110010	00000000	00000000	11111111	0000111	000000110	1101100
/tb/zer	-No Data-																				إلسا
/tb/neg	-No Data-																				
/tb/zer_y	-No Data-	1																1			إلسا
/tb/neg_y	-No Data-	_				┧								℩						╙	

We used this command "set sim_time [time {run -all}]" at modelsim and compared the simulation speed of the two descriptions.

Our description:


```
set sim_time [time {run -all}]
# 45842 microseconds per iteration
set sim_time [time {run -all}]
# 47279 microseconds per iteration
set sim time [time {run -all}]
# 47119 microseconds per iteration
set sim time [time {run -all}]
# 47053 microseconds per iteration
set sim_time [time {run -all}]
# 51472 microseconds per iteration
set sim time [time {run -all}]
# 46880 microseconds per iteration
set sim time [time {run -all}]
# 59539 microseconds per iteration
set sim time [time {run -all}]
# 47394 microseconds per iteration
set sim time [time {run -all}]
# 48439 microseconds per iteration
set sim time [time {run -all}]
# 48731 microseconds per iteration
```

Synthesized description:

```
# 70884 microseconds per iteration
set sim_time [time {run -all}]
# 72102 microseconds per iteration
set sim_time [time {run -all}]
# 76543 microseconds per iteration
set sim_time [time {run -all}]
# 75292 microseconds per iteration
set sim_time [time {run -all}]
# 71771 microseconds per iteration
set sim_time [time {run -all}]
# 76505 microseconds per iteration
set sim_time [time {run -all}]
# 77272 microseconds per iteration
VSIM 88> set sim_time [time {run -all}]
# 74355 microseconds per iteration
```

Question 2:

Struct level design:



We wrote a new description using assign statement.

```
timescale 1ns/1ns
module ALU(input signed [15:0] inA, inB, output reg [15:0] outW, input inC, input
[2:0] opc, output reg zer, neg);
    wire [15:0] out [7:0];
    assign out[0] = \sim inA + 1;
    assign out[1] = inA + 1;
    assign out[2] = inA + inB + inC;
    assign out[3] = inA + (inB >>> 1);
    assign out[4] = inA & inB;
    assign out[5] = inA | inB;
    assign out[6] = {inA[7:0], inB[7:0]};
    assign outW = opc == 3'b000 ? out[0]:
    opc == 3'b001 ? out[1]:
    opc == 3'b010 ? out[2]:
    opc == 3'b011 ? out[3]:
    opc == 3'b100 ? out[4]:
    opc == 3'b101 ? out[5]:
    opc == 3'b110 ? out[6]:
    3'b0;
    assign zer = outW == 16'b0 ? 1 : 0;
    assign neg = w[15];
```

Like question 1 we will start to synthesize it.

```
2.23. Printing statistics.
=== ALU ===
   Number of wires:
                                    435
   Number of wire bits:
                                    497
   Number of public wires:
                                     8
   Number of public wire bits:
                                     70
   Number of memories:
                                     0
   Number of memory bits:
                                     0
   Number of processes:
                                     0
   Number of cells:
                                    444
     $_AND_
                                     66
     $_A0I3
                                     22
     $ A014
                                     1
     $_MUX_
                                     80
     $_NAND
                                     53
     $ NOR
                                     49
                                     42
     $_NOT_
     $_OAI3
                                     16
     $_OAI4_
                                     12
     $_OR_
$_XNOR_
                                     72
     $_XOR_
2.24. Executing CHECK pass (checking for obvious problems).
checking module ALU..
found and reported 0 problems.
```

Synthesized with our own cells lib.

```
4.1.2. Re-integrating ABC results.
ABC RESULTS:
                         NAND cells:
                                           225
ABC RESULTS:
                          NOR cells:
                                           394
ABC RESULTS:
                          NOT cells:
                                           145
                   internal signals:
ABC RESULTS:
                                           427
ABC RESULTS:
                      input signals:
                                            36
ABC RESULTS:
                     output signals:
                                            17
Removing temp directory.
```

We use the same testbench we used in question 1 and here's the waveform:

/tb/aa	-No	1110000001000100	1100001001000010	1101100011111000	0000001101011100	0010001101101111	1101100101100001	1100010010011011	0000000001111001	0000001101101011
/tb/bb	-No	1010111101000000	0110101100000100	0010101100110001	1011110110000110	1100110011000110	0100001000110010	1010100100001001	1111000110000000	1110011010000110
/tb/opc	-No	[001	010	[011	100	101	110	111	000	001
/tb/cc	-No									
/tb/ww	-No	1110000001000101	0010110101000111	0000001000010100	0000000100000100	1110111111101111	0110000100110010	100000000000000000	11111111110000111	0000001101101100
/tb/ww_y	-No	1110000001000101	-0010110101000111	0000001000010100	0000000100000100	- 11101111111101111	0110000100110010	000000000000000000000000000000000000000	111111111100001111	0000001101101100
/tb/zer	-No									
/tb/neg	-No									
/tb/zer_y	-No									
/tb/neg_y	-No		1	in i			h			1

Now we'll compare simulation speed between our description and synthesized one.


Our description:

```
# 74584 microseconds per iteration
set sim_time [time {run -all}]
# 73875 microseconds per iteration
set sim_time [time {run -all}]
# 69702 microseconds per iteration
set sim_time [time {run -all}]
# 69221 microseconds per iteration
set sim_time [time {run -all}]
# 68409 microseconds per iteration
set sim_time [time {run -all}]
# 67564 microseconds per iteration
set sim_time [time {run -all}]
# 73888 microseconds per iteration
VSIM 27> set sim_time [time {run -all}]
# 68660 microseconds per iteration
```

Synthesized description:

```
# 51724 microseconds per iteration
set sim_time [time {run -all}]
# 44173 microseconds per iteration
set sim_time [time {run -all}]
# 44893 microseconds per iteration
set sim_time [time {run -all}]
# 44584 microseconds per iteration
set sim_time [time {run -all}]
# 43126 microseconds per iteration
set sim_time [time {run -all}]
# 44386 microseconds per iteration
set sim_time [time {run -all}]
# 44219 microseconds per iteration
VSIM 40> set sim_time [time {run -all}]
# 43486 microseconds per iteration
```

Now we have designed another circuit which use less cells than the others. Here's the design:



And here's the description of it:

```
timescale 1ns/1ns
module ALU_min(input signed [15:0] inA, inB, output reg [15:0] outW, input inC,
input [2:0] opc, output reg zer, neg);
    wire [15:0] blabla_MUX, adder_MUX_A, adder_MUX_B, Adder, A_and_B, A_or_B,
merged_A_B, NOT_A, Shifted_B;
    wire adder MUX C;
    assign NOT A = ~inA;
   assign Shifted_B = inB >>> 1;
    assign A and B = inA & inB;
   assign A or B = inA | inB;
    assign merged_A_B = {inA[7:0], inB[7:0]};
   assign blabla_MUX = (opc[1:0] == 2'b00) ? A_and_B:
    (opc[1:0] == 2'b01) ? A_or_B:
    (opc[1:0] == 2'b10) ? merged A B:
    16'b0;
    assign adder_MUX_A = (opc[1:0] == 2'b00) ? NOT_A:
    inA;
    assign adder_MUX_B = (opc[1:0] == 2'b11) ? Shifted B:
    (opc[1:0] == 2'b10) ? inB:
    16'b0;
    assign adder MUX C = (opc[1:0] == 2'b10) ? inC:
    (opc[1:0] == 2'b11) ? 1'b0:
    1'b1;
    assign Adder = adder MUX A + adder MUX B + adder MUX C;
    assign outW = (opc[2] == 1'b0) ? Adder:
    blabla MUX;
    assign zer = outW == 16'b0 ? 1 : 0;
    assign neg = outW[15];
endmodule
```

We synthesized it, and here's the results:

```
=== ALU_min ===
   Number of wires:
                                    281
   Number of wire bits:
                                    358
   Number of public wires:
                                     9
   Number of public wire bits:
                                    86
   Number of memories:
                                     0
   Number of memory bits:
                                     0
   Number of processes:
                                     0
   Number of cells:
                                    289
     $ AND
                                    33
     $_A0I3_
                                    12
     $ A014
                                    57
     $_MUX_
     $ NAND
                                    22
                                    37
     $_NOR_
     $_NOT_
                                    44
     $_OAI3_
                                    10
     $ OR
                                    16
                                    38
     $ XNOR
     $_XOR_
                                    13
```

```
4.1.2. Re-integrating ABC results.
ABC RESULTS:
                          NAND cells:
                                           134
ABC RESULTS:
                           NOR cells:
                                           259
ABC RESULTS:
                           NOT cells:
                                           105
                    internal signals:
ABC RESULTS:
                                           272
ABC RESULTS:
                       input signals:
                                            36
ABC RESULTS:
                      output signals:
                                            17
Removing temp directory.
```

ww = ALU_min

ww_y = ALU_synth

ww_x = ALU_min_synth

- ♦ /tb/aa	-No Data-	0000100100001010	1110000001000100	11000010	1000010	110110001	1111000	000000110	1011100	001000110	1101111	110110010	1100001	11000100:	0011011	000000000	1111001	000000110	1101011
- ∜ /tb/bb	-No Data-	1001101010010010	1010111101000000	01101011	0000100	001010110	0110001	101111011	0000110	110011001	1000110	010000100	0110010	101010010	00001001	111100011	10000000	111001101	0000110
-🔷 /tb/opc	-No Data-	(000	001	010		011		100		101		110		111		000		001	
/tb/cc	-No Data-																		
- ∜ /tb/ww	-No Data-	1111011011110110	1110000001000101	00101101	1000111	111011101	0010000	0000000010	0000100	111011111	1101111	011000010	0110010	000000000	0000000		0000111	000000110	1101100
- 4> /tb/ww_y	-No Data-	1111011011101110												0000000				00000011	01101100
- - /tb/ww_x	-No Data-	1111011011111011	0 1111000000100010	1 . 0010110	101000111	11101110	10010000	00000001	00000100	11101111	111011111	01100001	00110010	(00000000)	00000000	-61111111	10000111	00000011	01101100
/tb/zer	-No Data-																		
/tb/neg	-No Data-																		
/tb/zer_y	-No Data-															├			
/tb/neg_y	-No Data-	1										<u> </u>		1				1	
/tb/zer_x	-No Data-															L			
/tb/neg_x	-No Data-	_	1	\neg								<u> </u>				1		↑	n
/tb/neg_x	-No Data-		l e													l			

Our description:

```
set sim_time [time {run -all}]
# 78302 microseconds per iteration
set sim_time [time {run -all}]
# 75995 microseconds per iteration
set sim_time [time {run -all}]
# 78465 microseconds per iteration
set sim_time [time {run -all}]
# 77353 microseconds per iteration
set sim_time [time {run -all}]
# 77362 microseconds per iteration
set sim_time [time {run -all}]
# 77875 microseconds per iteration
VSIM 187> set sim_time [time {run -all}]
# 76299 microseconds per iteration
```

Synthesized one:

```
# 79658 microseconds per iteration
set sim_time [time {run -all}]
# 82276 microseconds per iteration
set sim_time [time {run -all}]
# 81237 microseconds per iteration
set sim_time [time {run -all}]
# 81498 microseconds per iteration
set sim_time [time {run -all}]
# 79907 microseconds per iteration
set sim_time [time {run -all}]
# 78906 microseconds per iteration
VSIM 219> set sim_time [time {run -all}]
# 78890 microseconds per iteration
```

Question 3:

The synthesized ALU_min had the most delay between all circuits but the least number of cells too. And the simulation speed of ALU min was more than the others.