
Datapath:

Description of our combinatorial part.



Components:

```
module my counter #(parameter BIT NUM = 8) (input clk, rst, en, output
logic [BIT_NUM - 1:0] out);
  always @(posedge clk, posedge rst) begin
      if (rst)
      else if (en)
           out <= out + 1'b1;
endmodule
module register 16 bit (input clk, rst, load, input [15:0] init, output
logic [15:0] out);
  always @(posedge clk, posedge rst) begin
      if (rst)
           out <= 16'b0;
           out <= init;</pre>
endmodule
module sub add 16 bit (input [15:0] A, B, input mode, output logic [15:0]
out, output logic CO);
  always @(A, B, mode) begin
       if (mode == 1'b1)
```

```
endmodule
module multiplier_16_bit (input [15:0] A, B, output [31:0] out);
endmodule
module greater 8 bit (input [7:0] A, B, output gt);
  assign gt = (A > B) ? 1'b1 : 1'b0;
endmodule
module mux 2 to 1 (input [15:0] in0, in1, input sel, output [15:0] out);
endmodule
module LUT_8_bit (input[3:0] address , output[7:0] data);
  logic [7:0] ddata;
  always@(address) begin
       case(address)
           0:ddata = 8'hFF; //1
           1:ddata = 8'h80; //1/2
           2:ddata = 8'h55; //1/3
          3:ddata = 8'h40; //1/4
          4:ddata = 8'h33; //1/5
          5:ddata = 8'h2A; //1/6
          6:ddata = 8'h24; //1/7
          7:ddata = 8'h20; //1/8
          8:ddata = 8'h1c; //1/9
           9:ddata = 8'h19; //1/10
           10:ddata = 8'h17; //1/11
```

Assembled:

```
module comb_part (input clk, rst, counter_en, sel_1, sel_2, sel_x, sel_t,
load_x, load_m, load_t, mode, input [15:0] inX, input [7:0] inY, output
[15:0] out, output gt, lsb_counter);

wire [7:0] lut_w;
wire [31:0] mult_w;
wire [15:0] add_w;
wire [15:0] mux_1_w, mux_2_w, mux_x_w, mux_t_w;
wire [15:0] reg_x_w, reg_m_w, reg_t_w;
wire [3:0] cntr_w;

my_counter #(4) cntr (clk, rst, counter_en, cntr_w);

LUT_8_bit lut (cntr_w, lut_w);

mux_2_to_1 mux_2 (reg_x_w, {8'b0, lut_w}, sel_2, mux_2_w);
mux_2_to_1 mux_1 (reg_x_w, reg_m_w, sel_1, mux_1_w);
mux_2_to_1 mux_x (inX, reg_m_w, sel_x, mux_x_w);
mux_2_to_1 mux_t (16'b0000000011111111, add_w, sel_t, mux_t_w);

register_16_bit reg_x (clk, rst, load_x, mux_x_w, reg_x_w);
register_16_bit reg_m (clk, rst, load_t, mux_t_w, reg_t_w);
register_16_bit reg_t (clk, rst, load_t, mux_t_w, reg_t_w);
```

```
sub_add_16_bit sub_add (reg_t_w, reg_m_w, mode, add_w);
multiplier_16_bit mult (mux_1_w, mux_2_w, mult_w);
greater_8_bit greater (inY, out[7:0], gt);
assign out = reg_t_w;
assign lsb_counter = cntr_w[0];
endmodule
```


Synthesized:

Flow Summary <<Filter>> Flow Status Successful - Wed Jan 10 04:33:25 2024 Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition Revision Name combin_part Top-level Entity Name comb part Family Cyclone IV GX EP4CGX15BF14A7 Device Timing Models Total logic elements 385 / 14,400 (3%) Total registers 52 Total pins 53 / 81 (65 %) Total virtual pins 0 0 / 552,960 (0%) Total memory bits Embedded Multiplier 9-bit elements Total GXB Receiver Channel PCS 0/2(0%) Total GXB Receiver Channel PMA 0/2(0%) Total GXB Transmitter Channel PCS 0/2(0%) Total GXB Transmitter Channel PMA 0/2(0%) Total PLLs 0/3(0%)

Floor plan:


	***************************************	7777777 477444	

Rtl view:




Timing:


125C:



-40C:



State machine:



```
module controller (input clk, rst, start, gt, lsb_counter, output logic
counter_en, sel_1, sel_2, sel_x, sel_t, load_x, load_m, load_t, mode,
done, rst_w);
  logic [3:0] ps, ns;
  parameter [3:0] IDLE = 4'd0, INIT_X = 4'd1, LOAD_XT = 4'd2,
LOAD_X2_IN_M = 4'd3, LOAD_X2 = 4'd4,
  INIT_FRAC = 4'd5, LOAD_FRAC = 4'd6, LOAD_SUB_ADD = 4'd7, LOAD_MULTI =
4'd8;
always @(ps, gt, lsb_counter, start) begin
  ns = IDLE;
```

```
counter en = 1'b0; load m = 1'b0; load x = 1'b0; load t = 1'b0;
mode = 1'b0;
       case (ps)
           IDLE: begin
               ns = start ? INIT X : IDLE;
           INIT X: begin
               mode = 1'b0; done = 1'b0;
           LOAD XT: begin
           LOAD_X2_IN_M: begin
               load m = 1'b1; sel x = 1'b1;
           LOAD X2: begin
              ns = INIT FRAC;
               load x = 1'b1;
           INIT FRAC: begin
```

```
end
          LOAD_FRAC: begin
              ns = lsb_counter ? LOAD_SUB_ADD : INIT_FRAC;
              load_m = 1'b1;
          LOAD_SUB_ADD: begin
              if (gt == 1'b1) begin
                  ns = IDLE;
              else
                  ns = LOAD_MULTI;
              load t = 1'b1;
          LOAD_MULTI: begin
              load_m = 1'b1;
              mode = ~mode;
          default: ns = IDLE;
  always @(posedge clk, posedge rst) begin
          ps <= IDLE;
          ps <= ns;
endmodule
```

Synthesized:

Flow Summary

<<Filter>>

Flow Status Successful - Wed Jan 10 04:51:30 2024

Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition

Revision Name controller

Top-level Entity Name controller

Family Cyclone IV GX

Device EP4CGX15BF14A7

Timing Models Final

Total logic elements 21 / 14,400 (< 1 %)

Total registers 4

Total pins 16 / 81 (20 %)


Total virtual pins 0

Total memory bits 0 / 552,960 (0 %)


Embedded Multiplier 9-bit elements 0

Total GXB Receiver Channel PCS 0 / 2 (0 %)
Total GXB Receiver Channel PMA 0 / 2 (0 %)
Total GXB Transmitter Channel PCS 0 / 2 (0 %)
Total GXB Transmitter Channel PMA 0 / 2 (0 %)
Total PLLs 0 / 3 (0 %)

Floor plan:



Rtl view:



Timing:

125C:

÷	< <filter></filter>	>				
	Fm	ax	Restricted Fmax	Clock Name	Note	
1	316.66	MHz	316.66 MHz	ps~4		
2	391.08	MHz	250.0 MHz	clk	limit due to minimum period restriction (max I/O toggle rate)	
			Model Setup Sum	mary		
<u> </u>	< <filter></filter>	>				
	Clock	Slack	End Point TNS	5		
1	ps~4	-3.350	-12.517			
2	clk	-1.557	-4.925			
ol.	4 2 0 0	1/4256	Madal Hald &			
			Model Hold Sumr	nary		
<u> </u>	< <filter></filter>	>				
	Clock	Slack	End Point TNS			
1	ps~4	0.352	0.000			
2	clk	0.352	0.000			
Slo	clk OC:	0.454 nV -40C				
2 4(clk OC: w 1200n < <filter> Fri</filter>	0.454	0.000		e Note	
2 4(clk OC: w 1200n < <filter> Fn 343.64</filter>	0.454 nV -40C > nax MHz	0.000 Model Fmax Sumr Restricted Fmax 343.64 MHz	Clock Name		
2 4(0	clk OC: w 1200n < <filter> Fri</filter>	0.454 nV -40C > nax MHz	0.000 Model Fmax Sumr Restricted Fmax	Clock Name	Note limit due to minimum period restriction (max I/O toggle rate)	
2 4(sla 1 2	clk C: w 1200n < <filter> Fn 343.64 437.45</filter>	0.454 nV -40C > nax MHz MHz	0.000 Model Fmax Sumr Restricted Fmax 343.64 MHz 250.0 MHz	Clock Name ps~4 clk		
2 4(Slo 1 2	clk W 1200n <-Filter> Fn 343.64 437.45	0.454 IV -40C > nax MHz MHz	0.000 Model Fmax Sumr Restricted Fmax 343.64 MHz	Clock Name ps~4 clk		
2 4(Sla 1 2	clk W 1200n <-Filter> Fn 343.64 437.45 W 1200n <-Filter>	0.454 1V -40C > nax MHz MHz 1V -40C	Model Fmax Summ Restricted Fmax 343.64 MHz 250.0 MHz Model Setup Sum	Clock Name ps~4 clk		
2 4(slo	clk W 1200n < <filter> Fn 343.64 437.45 W 1200n <<filter> Clock</filter></filter>	0.454 nV -40C > nax MHz MHz slack	Model Fmax Summers Restricted Fmax 343.64 MHz 250.0 MHz Model Setup Sum End Point TNS	Clock Name ps~4 clk		
2 4(1 2	clk W 1200n <-Filter> Fn 343.64 437.45 W 1200n <-Filter>	0.454 1V -40C > nax MHz MHz 1V -40C	Model Fmax Summ Restricted Fmax 343.64 MHz 250.0 MHz Model Setup Sum End Point TNS -10.750	Clock Name ps~4 clk		

Main circuit:

Clock Slack End Point TNS
1 ps~4 0.280 0.000
2 clk 0.368 0.000

```
module cos_x (input clk, rst, start, input [15:0] inX, input [7:0] inY,
output [15:0] out, output done);

wire counter_en, sel_1, sel_2, sel_t, sel_x,
  load_m, load_t, load_x, mode, gt, lsb_counter, rst_w;
```

```
comb_part datapath (clk, rst_w, counter_en, sel_1, sel_2, sel_x, sel_t,
load_x, load_m, load_t, mode, inX, inY, out, gt, lsb_counter);
    controller controller_ (clk, rst, start, gt, lsb_counter, counter_en,
sel_1, sel_2, sel_x, sel_t, load_x, load_m, load_t, mode, done, rst_w);
endmodule
```


Synthesized:

Flow Summary <<Filter>> Flow Status Successful - Wed Jan 10 05:25:25 2024 Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition Revision Name cos x Top-level Entity Name COS_X Family Cyclone IV GX Device EP4CGX15BF14A7 Timing Models Final Total logic elements 408 / 14,400 (3%) Total registers 56 44 / 81 (54 %) Total pins Total virtual pins Total memory bits 0 / 552,960 (0%) Embedded Multiplier 9-bit elements Total GXB Receiver Channel PCS 0/2(0%) Total GXB Receiver Channel PMA 0/2(0%) Total GXB Transmitter Channel PCS 0 / 2 (0%) Total GXB Transmitter Channel PMA 0 / 2 (0%) Total PLLs 0/3(0%)

Floor plan:

77777777777		7117717777777		***************************************	
	4	4	T-TUCTIE		
	NAME OF THE PARTY	######################################			

Rtl view:



Timing:

125C:



-40C:

Slo	w 1200m	V -40C N	Iodel Fmax Summ	ary	
•	< <filter></filter>	>			
	Fm	nax	Restricted Fmax	Clock Name	Note
1	103.2 M	Hz	103.2 MHz	clk	
2	225.84	MHz	225.84 MHz	contr ps~4	
Clo	w 1200m	V 40C N	Andal Catus Cusss	No. W.	
_			Model Setup Summ	iary	
•	< <filter></filter>	>			
	Clock	Slack	End Point TNS		
1	clk	-8.690	-240.179		
2	co~4	-4.647	-14.267		
Slo	w 1200m	V -40C N	odel Hold Summ:ا	ary	
•	< <filter></filter>	>			
	Clock	Slack	End Point TNS		
1	co~4	0.038	0.000		
2	clk	0.343	0.000		