
Q_a:

i)




Here is sequence_detector verilog description.

```
module seq det (input clk, rst, serIn, output w);
   logic [2:0] ps,ns;
  parameter [2:0] A = 3'd0, B = 3'd1, C = 3'd2, D = 3'd3, E = 3'd4, F =
3'd5, G = 3'd6, H = 3'd7;
  always @(ps, serIn) begin
      case (ps)
          A: ns = serIn ? A : B;
          C: ns = serIn ? D : B;
          D: ns = serIn ? E : B;
          E: ns = serIn ? F : B;
          G: ns = serIn ? A : H;
          H: ns = serIn ? C : B;
      endcase
  assign w = (ps == H) ? 1'b1 : 1'b0;
   always @(posedge clk, posedge rst) begin
      if (rst)
          ps <= A;
      else
          ps <= ns;
endmodule
```

Waveform transitions directly to the H state, resulting in the output.

<pre>// /seq_det_tb/clk // /seq_det_tb/rst</pre>	-No Data- -No Data-										
<pre>/seq_det_tb/serIn</pre>	-No Data-									L	
<pre>/seq_det_tb/w</pre>	-No Data-										
// /seq_det_tb/my_det/ps	-No Data-	0	1	2	3	X	4	5	6		7
+ /> /seq_det_tb/my_det/ns	-No Data-	(0)1		2 3	4	X	5	6	0	7	1

Another waveform when Some state transitions result in the previous states.




ii)

We imported our code into the quartez and compiled it.

Fitter Status	Successful - Mon Jan 1 14:54:29 2024				
Quartus Prime Version	23.1std.0 Build 991 11/28/2023 SC Lite Edition				
Revision Name	seq_det				
Top-level Entity Name	seq_det				
Family	Cyclone IV GX				
Device	EP4CGX15BF14A7				
Timing Models	Final				
Total logic elements	7 / 14,400 (< 1 %)				
Total registers	7				
Total pins	4/81(5%)				
Total virtual pins	0				
Total memory bits	0 / 552,960 (0 %)				
Embedded Multiplier 9-bit elements	0				
Total GXB Receiver Channel PCS	0/2(0%)				
Total GXB Receiver Channel PMA	0/2(0%)				
Total GXB Transmitter Channel PCS	0/2(0%)				
Total GXB Transmitter Channel PMA	0/2(0%)				
Total PLLs	0/3(0%)				

Floor plan




Minimum and maximum temperature

Timing at 125C:



T_hold & T_setup in this tempreture:




At -40C:




T_hold & T_setup in this tempreture:




Symbol




Rtl view






	Name	Н	G	F	Ε	D	С	В	Α
1	Α	0	0	0	0	0	0	0	0
2	В	0	0	0	0	0	0	1	1
3	С	0	0	0	0	0	1	0	1
4	D	0	0	0	0	1	0	0	1
5	E	0	0	0	1	0	0	0	1
6	F	0	0	1	0	0	0	0	1
7	G	0	1	0	0	0	0	0	1
8	Н	1	0	0	0	0	0	0	1

iii)



If we zoom on the output transition, we can see the delay of the post_synthesized_module:



Which is 6.608 ns after the clk posedge.

 $Q_B)$

i)

Counter and register

verolig

We are using them for all parts of the project.

```
module counter_8_bit (input clk, rst, load, en, input [7:0] init, output
co);

logic [7:0] count_num;


always @ (posedge clk, posedge rst) begin
    if (rst)
        count_num = 8'b0;
    else if (load)
        count_num = init;
    else if (en)
        count_num <= count_num - 1;
end

assign co = (en && (|count_num == 0)) ? 1'b1 : 1'b0;

endmodule


module shift_reg_8_bit (input clk, en, in, output logic [7:0] out);
    always @ (posedge clk) begin
        if (en)
            out = {in, out[7:1]};
    end
endmodule</pre>
```

Symbol




Synthesized counter

Flow Summary	
< <filter>></filter>	
Flow Status	Successful - Tue Jan 2 17:12:37 2024
Quartus Prime Version	23.1std.0 Build 991 11/28/2023 SC Lite Edition
Revision Name	part_b
Top-level Entity Name	counter_8_bit
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	12 / 14,400 (< 1 %)
Total registers	8
Total pins	13 / 81 (16 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0/2(0%)
Total GXB Receiver Channel PMA	0/2(0%)
Total GXB Transmitter Channel PCS	0/2(0%)
Total GXB Transmitter Channel PMA	0/2(0%)
Total PLLs	0/3(0%)




Minimum and maximum temperature


125C:




-40:




Rtl view:




Simulation:




Synthesized shift register






Minimum and maximum temperature:


125C:




-40:



Rtl view:



Simulation:




$Q_C)$

Design:

The whole idea of our project is based on this:

WHAT??:

This part of our design will answer this question, WHAT?.



In our project we had 2 parts that we needed counters, one for counting 8 and another one for counting nt, which we combined them together.

Verilog:

```
module combin_test (input clk, rst, serIn, shift_en, counter_en, load, S,
output co, serOut, serOutValid);
  wire [7:0] init_c, outShifter;

  counter_8_bit mycounter (clk, rst, load, counter_en, init_c, co);
  pre_shift_reg_8_bit myshifter (clk, shift_en, serIn, outShifter);

  assign init_c = S ? 8'd8 : outShifter;
  assign serOut = serIn;
endmodule
```

Syntheized:

Flow Summary



Flow Status Successful - Wed Jan 3 06:29:24 2024

Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition

Revision Name combin
Top-level Entity Name combin_test
Family Cyclone IV GX
Device EP4CGX15BF14A7

Timing Models Final

Total logic elements 27 / 14,400 (< 1 %)

Total registers 16


Total pins 10 / 81 (12 %)

Total virtual pins 0


Total memory bits 0 / 552,960 (0 %)

Embedded Multiplier 9-bit elements 0


Total GXB Receiver Channel PCS 0 / 2 (0 %)
Total GXB Receiver Channel PMA 0 / 2 (0 %)
Total GXB Transmitter Channel PCS 0 / 2 (0 %)
Total GXB Transmitter Channel PMA 0 / 2 (0 %)
Total PLLs 0 / 3 (0 %)



Rtl view:




Symbol:




Minimum and maximum temperature:

125C:




-40C:



WHEN??:

And in this part, we will answer another question, WHEN??.



This part will control and conduct the previous part.

As you can see we have 3 states here, and each one of them are corresponding to a part of our project.

Verilog:

```
module main_state (input clk, rst, co, serIn, output logic load, S,
shift_en, counter_en, serOutValid);
  logic [2:0] ps, ns;
  wire start;
  parameter [2:0] START_SEQUENCE = 3'd0, COUNT_8 = 3'd1, COUNT_NT = 3'd2;
```

```
seq det pre start seq(clk, rst, serIn, start);
always @(ps, co, start) begin
   ns = START SEQUENCE;
    case (ps)
        START_SEQUENCE: begin
            ns = start ? COUNT_8 : START_SEQUENCE;
            serOutValid = 1'b0;
            counter en = 1;
            load = 1'b1;
        COUNT 8: begin
            if (co == 1) begin
                ns = COUNT NT;
                shift en = 0;
        COUNT_NT: begin
            ns = co ? START SEQUENCE : COUNT NT;
            serOutValid = 1;
            shift en = 0;
           load = 0;
        default: ns = START SEQUENCE;
    endcase
```

```
always @(posedge clk, posedge rst) begin
    if (rst)
        ps <= START_SEQUENCE;
    else
        ps <= ns;
    end
endmodule</pre>
```

Syntheized:

Flow Summary



Flow Status Successful - Wed Jan 3 06:47:50 2024

Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition

Revision Name main_state
Top-level Entity Name main_state
Family Cyclone IV GX
Device EP4CGX15BF14A7

Timing Models Final

Total logic elements 17 / 14,400 (< 1 %)

Total registers 10


Total pins 9 / 81 (11 %)

Total virtual pins 0


Total memory bits 0 / 552,960 (0 %)

Embedded Multiplier 9-bit elements 0


Total GXB Receiver Channel PCS 0 / 2 (0 %)
Total GXB Receiver Channel PMA 0 / 2 (0 %)
Total GXB Transmitter Channel PCS 0 / 2 (0 %)
Total GXB Transmitter Channel PMA 0 / 2 (0 %)
Total PLLs 0 / 3 (0 %)




Rtl view:



state_plan:




Symbol:




Minimum and maximum temperature:

125C:



-40C:

Slo	Slow 1200mV -40C Model Fmax Summary							
	<pre><<filter>></filter></pre>							
	Fmax	Restricted Fmax	Clock Name	Note				
1	434.97 MHz	250.0 MHz	clk	limit due to minimum period restriction (max I/O toggle rate)				



Simulation:

Here's a testbench for this circuit.

```
module main tb 1 ();
  wire load, S, shift_en, counter_en, serOutValid, serOut;
serOutValid);
co, serOut, serOutValid);
   initial {clk, rst} = 2'b0;
   always #100 \text{ clk} = \text{~clk};
   initial begin
       #50 serIn = 1;
       #200 serIn = 0;
       #200 serIn = 1;
       #200 serIn = 0;
       #200 serIn = 1;
```

```
#200 serIn = 1;
       #200 serIn = 1;
       #200 serIn = 0;
       #200 serIn = 1;
       #200 serIn = 1;
       #200 serIn = 1;
       #200 serIn = 1;
       #200 serIn = 0;
       #200 serIn = 1;
       #200 serIn = 0;
       #200 serIn = 1;
       #200 serIn = 1;
       #200 serIn = 0;
       #200 serIn = 1;
       #200 serIn = 1;
       #200 \text{ serIn} = 1;
       #200 serIn = 1;
       #200 $stop;
endmodule
```

Lets see the waveform:

Note: it's not synthesized yet so there's nothing going on with delays.

