



DSP56300 Family Manual

Complete Manual

Cover Page

Table of Contents

List of Figures

List of Tables

Section 1	Core Description
Section 2	Expansion Port
Section 3	Data Arithmetic Logic Unit
Section 4	Address Generation Unit
Section 5	Instruction Cache Controller
Section 6	Program Control Unit
Section 7	Processing States
Section 8	DMA Controller
Section 9	PLL and Clock Generator
Section 10	On-chip Emulator (OnCE™)
Section 11	JTAG Test Access Port
Section 12	Operation Modes & Memory Spaces

Appendix A Instruction Set

Part 1 (pages 1-48)

Part 2 (pages 49-103)

Part 3 (pages 104-154)

Part 4 (pages 155-209)

Part 5 (pages 210-252)

Appendix B Instruction Execution Timing

Appendix C Benchmark Programs

Errata

**For updates, see the Motorola DSP Documentation
Web Site at: [http://www.mot.com/SPS/DSP/docu-
mentation/DSP56300.html](http://www.mot.com/SPS/DSP/documentation/DSP56300.html)**