LIST of TABLES

Table Number	Title	Page Number
1	CORE DESCRIPTION	
2	EXPANSION PORT	
3	DATA ARITHMETIC LOGIC UNIT	
Table 3-1.	Actions of the Arithmetic Saturation Mode (SM=1)	3-11
4	ADDRESS GENERATION UNIT	
Table 4-1. Table 4-2.	Addressing Modes SummaryAddress-Modifier-Type Encoding Summary	
5	INSTRUCTION CACHE CONTROLLER	
6	PROGRAM CONTROL UNIT	
Table 6-1. Table 6-2. Table 6-3. Table 6-4.	Seven Stage PipelineSP Register Values in the non-extended modeUnnormalized Bit definition	6-8 6-11
7	PROCESSING STATES	
Table 7-1. Table 7-2. Table 7-3. Table 7-4. Table 7-5. Table 7-6. Table 7-7. Table 7-8.	Instruction Pipeline	7-4 7-6 7-7 7-7 7-9
8	DMA CONTROLLER	
Table 8-1. Table 8-2. Table 8-3. Table 8-4.	DMA Controller Data Transfers DMA Controller Programming Model - Channel 0 DMA Controller Programming Model - Channel 1 DMA Controller Programming Model - Channel 2	8-2 8-2

List of Tables (Continued)			
Table Number	Title	Page Number	
Table 8-5. Table 8-6. Table 8-7. Table 8-8. Table 8-9. Table 8-10. Table 8-11. Table 8-12. Table 8-13. Table 8-14. Table 8-15. Table 8-16. Table 8-17.	DMA Controller Programming Model - Channel 3 DMA Controller Programming Model - Channel 4 DMA Controller Programming Model - Channel 5 DMA Offset Registers DMA Status Register DMA Transfer Mode (DTM2-DTM0) Bits DCR DMA Channel priority(DPR1-DPR0) Bits Source Address Generation Mode (D3D = 0) Destination Address Generation Mode (D3D = 0) Counter Mode (D3D = 1) Address Mode Select (D3D = 1) Address Generation Mode (D3D = 1) DCH Status bits encoding	8-3 8-3 8-3 8-9 8-10 8-13 8-15 8-15	
9	PLL and CLOCK GENERATOR		
Table 9-1. Table 9-2. Table 9-3. Table 9-4.	Multiplication Factor Bits MF0-MF11 Division Factor Bits DF0-DF2 PSTP and PEN Relationship Predivision Factor Bits PD0-PD3	9-7 9-8	
10	ON-CHIP EMULATOR (OnCE™)		
Table 10-1. Table 10-2. Table 10-3. Table 10-4. Table 10-5. Table 10-6. Table 10-7. Table 10-9. Table 10-10. Table 10-11.	OnCE TM Register Addressing. Core Status Bits Description. Memory Breakpoint 0 and 1 Select Table. Breakpoint 0 Read/Write Select Table. Breakpoint 1 Condition Select Table. Breakpoint 1 Read/Write Select Table. Breakpoint 0 and 1 Event Select Table. Breakpoint 1 Condition Select Table. TMS Sequencing for DEBUG_REQUEST and poll the status. TMS Sequencing for reading pipeline registers.	10-7 10-9 10-10 10-10 10-11 10-26 10-27	
11	JTAG (IEEE 1149.1) Test Access Port		
Table 11-1.	JTAG Instructions	11-5	
12	OPERATING MODES AND MEMORY SPACES		
Table 12-1.	DSP56300 Core reset vectors	12-1	

List of Tables (Continued)				
Table Number	Title	Page Number		
Table 12-2.	DSP56300 Core operating modes			
Table 12-3.	Internal X I/O Space Map	12-3		
Appendix A	INSTRUCTION SET			
Table A-1.	Parallel Instructions Format	A-5		
Table A-2.	NonParallel Instructions Format	A-5		
Table A-3.	Arithmetic Instructions	A-9		
Table A-4.	Logical Instructions	A-11		
Table A-5.	Bit Manipulation Instructions	A-13		
Table A-6.	Loop Instructions	A-13		
Table A-7.	Move Instructions	A-15		
Table A-8.	Program Control Instructions	A-15		
Table A-9.	Instruction Description Notation	A-17		
Table A-10.	Destination Accumulator Encoding	A-239		
Table A-11.	Data ALU Operands Encoding			
Table A-12.	Data ALU Source Operands Encoding			
Table A-13.	Program Control Unit Register Encoding			
Table A-14.	Data ALU Operands Encoding			
Table A-15.	Data ALU operands encoding			
Table A-16.	Effective Addressing Mode Encoding #1			
Table A-17.	Memory/Peripheral Space			
Table A-18.	Effective Addressing Mode Encoding #2			
Table A-19.	Effective Addressing Mode Encoding #3			
Table A-20.	Effective Addressing Mode Encoding #4			
Table A-21.	Triple-Bit Register Encoding			
Table A-22.	Six-Bit Encoding For all On-Chip Registers			
Table A-23.	Long Move Register Encoding			
Table A-24.	Data ALU Source Registers Encoding			
Table A-25.	AGU Address and Offset Registers Encoding			
Table A-26.	Data ALU Multiply Operands Encoding #1			
Table A-27.	Data ALU Multiply Operands Encoding #2			
Table A-28.	Data ALU Multiply Operands Encoding #3			
Table A-29.	Data ALU Multiply Sign Encoding			
Table A-30.	Data ALU Multiply Operands Encoding #3			
Table A-31.	5-Bit Register Encoding #1			
Table A-32.	Immediate Data ALU Operand Encoding			
Table A-33.	Write Control Encoding			
Table A-34.	ALU Registers Encoding			
Table A-35.	X:R Operand Registers Encoding			
	- 1			

List of Tables (Continued)				
Table Number	Title	Page Numbei		
T		A 0.4=		
Table A-36.	R:Y Operand Registers Encoding			
Table A-37.	Single-Bit Special Register Encoding Tables			
Table A-38.	X:Y: Move Operands Encoding Tables			
Table A-39.	Signed/Unsigned partial encoding #1	A-248		
Table A-40.	Signed/Unsigned partial encoding #2	A-249		
Table A-41.	5-Bit Register Encoding	A-249		
Table A-42.	Condition Codes Computation Equations	A-250		
Table A-43.	Condition Codes Encoding	A-251		
Table A-44.	Operation Code K0-2 Decode			
Table A-45.	Nonmultiply Instruction Encoding			
Table A-46.	Special Case #1			
Appendix B	INSTRUCTION EXECUTION TIMING			
Table B-1. Table B-2.	Instruction Timing, Word Count and encoding Stack Extension Delays			
Appendix C	BENCHMARK PROGRAMS			