

LIST of TABLES

Table Number	Title	Page Number
1	CORE DESCRIPTION	
2	EXPANSION PORT	
3	DATA ARITHMETIC LOGIC UNIT	
Table 3-1.	Actions of the Arithmetic Saturation Mode (SM=1)	3-11
4	ADDRESS GENERATION UNIT	
Table 4-1.	Addressing Modes Summary	4-10
Table 4-2.	Address-Modifier-Type Encoding Summary	4-12
5	INSTRUCTION CACHE CONTROLLER	
6	PROGRAM CONTROL UNIT	
Table 6-1.	Seven Stage Pipeline.....	6-3
Table 6-2.	SP Register Values in the non-extended mode	6-8
Table 6-3.	Unnormalized Bit definition	6-11
Table 6-4.	Extension Bit definition.....	6-11
7	PROCESSING STATES	
Table 7-1.	Instruction Pipeline.....	7-2
Table 7-2.	Interrupt Sources	7-4
Table 7-3.	Status Register Interrupt Mask Bits	7-6
Table 7-4.	Interrupt Priority Level Bits.....	7-7
Table 7-5.	External Interrupt Trigger Mode Bits	7-7
Table 7-6.	Exception Priorities within an IPL.....	7-9
Table 7-7.	Fast Interrupt Pipeline.....	7-10
Table 7-8.	Long Interrupt Pipeline.....	7-11
8	DMA CONTROLLER	
Table 8-1.	DMA Controller Data Transfers.....	8-1
Table 8-2.	DMA Controller Programming Model - Channel 0	8-2
Table 8-3.	DMA Controller Programming Model - Channel 1	8-2
Table 8-4.	DMA Controller Programming Model - Channel 2	8-2

List of Tables (Continued)

Table Number	Title	Page Number
Table 8-5.	DMA Controller Programming Model - Channel 3.....	8-2
Table 8-6.	DMA Controller Programming Model - Channel 4.....	8-3
Table 8-7.	DMA Controller Programming Model - Channel 5.....	8-3
Table 8-8.	DMA Offset Registers.....	8-3
Table 8-9.	DMA Status Register.....	8-3
Table 8-10.	DMA Transfer Mode (DTM2-DTM0) Bits.....	8-9
Table 8-11.	DCR DMA Channel priority(DPR1-DPR0) Bits.....	8-10
Table 8-12.	Source Address Generation Mode (D3D = 0)	8-13
Table 8-13.	Destination Address Generation Mode (D3D = 0).....	8-14
Table 8-14.	Counter Mode (D3D = 1)	8-15
Table 8-15.	Address Mode Select (D3D = 1)	8-15
Table 8-16.	Address Generation Mode (D3D = 1).....	8-15
Table 8-17.	DCH Status bits encoding	8-18
9	PLL and CLOCK GENERATOR	
Table 9-1.	Multiplication Factor Bits MF0-MF11	9-6
Table 9-2.	Division Factor Bits DF0-DF2.....	9-7
Table 9-3.	PSTP and PEN Relationship.....	9-8
Table 9-4.	Predivision Factor Bits PD0-PD3	9-9
10	ON-CHIP EMULATOR (OnCE™)	
Table 10-1.	OnCE™ Register Addressing	10-4
Table 10-2.	Core Status Bits Description.	10-7
Table 10-3.	Memory Breakpoint 0 and 1 Select Table.	10-9
Table 10-4.	Breakpoint 0 Read/Write Select Table	10-9
Table 10-5.	Breakpoint 0 Condition Select Table	10-10
Table 10-6.	Breakpoint 1 Read/Write Select Table	10-10
Table 10-8.	Breakpoint 0 and 1 Event Select Table	10-11
Table 10-7.	Breakpoint 1 Condition Select Table	10-11
Table 10-9.	TMS Sequencing for DEBUG_REQUEST and poll the status	10-26
Table 10-10.	TMS Sequencing for ENABLE_ONCE	10-27
Table 10-11.	TMS Sequencing for reading pipeline registers	10-28
11	JTAG (IEEE 1149.1) Test Access Port	
Table 11-1.	JTAG Instructions.....	11-5
12	OPERATING MODES AND MEMORY SPACES	
Table 12-1.	DSP56300 Core reset vectors.....	12-1

List of Tables (Continued)

Table Number	Title	Page Number
-----------------	-------	----------------

Table 12-2.	DSP56300 Core operating modes	12-1
Table 12-3.	Internal X I/O Space Map.....	12-3

Appendix A INSTRUCTION SET

Table A-1.	Parallel Instructions Format	A-5
Table A-2.	NonParallel Instructions Format.....	A-5
Table A-3.	Arithmetic Instructions.....	A-9
Table A-4.	Logical Instructions	A-11
Table A-5.	Bit Manipulation Instructions	A-13
Table A-6.	Loop Instructions.....	A-13
Table A-7.	Move Instructions.....	A-15
Table A-8.	Program Control Instructions	A-15
Table A-9.	Instruction Description Notation	A-17
Table A-10.	Destination Accumulator Encoding	A-239
Table A-11.	Data ALU Operands Encoding.....	A-239
Table A-12.	Data ALU Source Operands Encoding	A-239
Table A-13.	Program Control Unit Register Encoding.....	A-239
Table A-14.	Data ALU Operands Encoding.....	A-240
Table A-15.	Data ALU operands encoding.....	A-240
Table A-16.	Effective Addressing Mode Encoding #1	A-241
Table A-17.	Memory/Peripheral Space	A-241
Table A-18.	Effective Addressing Mode Encoding #2	A-241
Table A-19.	Effective Addressing Mode Encoding #3	A-242
Table A-20.	Effective Addressing Mode Encoding #4	A-242
Table A-21.	Triple-Bit Register Encoding	A-242
Table A-22.	Six-Bit Encoding For all On-Chip Registers	A-243
Table A-23.	Long Move Register Encoding.....	A-243
Table A-24.	Data ALU Source Registers Encoding.....	A-243
Table A-25.	AGU Address and Offset Registers Encoding	A-244
Table A-26.	Data ALU Multiply Operands Encoding #1	A-244
Table A-27.	Data ALU Multiply Operands Encoding #2	A-244
Table A-28.	Data ALU Multiply Operands Encoding #3	A-244
Table A-29.	Data ALU Multiply Sign Encoding	A-244
Table A-30.	Data ALU Multiply Operands Encoding #3	A-245
Table A-31.	5-Bit Register Encoding #1	A-245
Table A-32.	Immediate Data ALU Operand Encoding.....	A-246
Table A-33.	Write Control Encoding	A-246
Table A-34.	ALU Registers Encoding.....	A-246
Table A-35.	X:R Operand Registers Encoding.....	A-247

List of Tables (Continued)

Table Number	Title	Page Number
Table A-36.	R:Y Operand Registers Encoding	A-247
Table A-37.	Single-Bit Special Register Encoding Tables	A-247
Table A-38.	X:Y: Move Operands Encoding Tables	A-248
Table A-39.	Signed/Unsigned partial encoding #1.....	A-248
Table A-40.	Signed/Unsigned partial encoding #2.....	A-249
Table A-41.	5-Bit Register Encoding.....	A-249
Table A-42.	Condition Codes Computation Equations	A-250
Table A-43.	Condition Codes Encoding.....	A-251
Table A-44.	Operation Code K0-2 Decode	A-251
Table A-45.	Nonmultiply Instruction Encoding	A-252
Table A-46.	Special Case #1	A-252

Appendix B INSTRUCTION EXECUTION TIMING

Table B-1.	Instruction Timing, Word Count and encoding	B-4
Table B-2.	Stack Extension Delays.....	B-18

Appendix C BENCHMARK PROGRAMS