
TABLE OF CONTENTS

Paragraph Number	Title	Page Number
1	CORE DESCRIPTION	1-1
2	EXPANSION PORT	2-1
2.1	INTRODUCTION	2-1
2.2	EXPANSION PORT SIGNAL DESCRIPTION	2-1
2.2.1	Interrupt And Mode Control	2-1
2.2.2	Clock and Phase-Locked Loop (PLL)	2-3
2.2.3	On-Chip Emulator Interface (OnCE)/JTAG Interface	2-3
2.2.4	Expansion Port (Port A)	2-4
2.3	EXPANSION PORT OPERATION	2-7
2.3.1	Static RAM support	2-7
2.3.1.1	Synchronous Static RAM (SSRAM) Support	2-7
2.3.1.2	Asynchronous Static RAM (SRAM) Support	2-11
2.3.2	Dynamic Memories Support	2-12
2.3.3	Expansion Port Stalls	2-15
2.3.3.1	External Fetch From Synchronous SRAM	2-15
2.3.3.2	Non Synchronous SRAM Access Immediately Following Synchronous SRAM access	2-15
2.3.4	Expansion port Disable	2-16
2.4	BUS HANDSHAKE AND ARBITRATION	2-16
2.4.1	Bus Arbitration Signals	2-16
2.4.2	The Arbitration Protocol	2-17
2.4.3	Arbitration Scheme	2-18
2.4.4	Bus Arbitration Example Cases	2-19
2.4.4.1	Case 1 – Normal	2-19
2.4.4.2	Case 2 – Bus Busy	2-19
2.4.4.3	Case 3 – Low Priority	2-19
2.4.4.4	Case 4 – Default	2-19
2.4.4.5	Case 5 – Bus Lock during RMW	2-19
2.4.4.6	Case 6 – Bus Park	2-19
2.5	EXPANSION PORT CONTROL	2-20
2.5.1	AA control Registers (one for each AA pin)	2-20
2.5.1.1	BAT(1:0) - External Access Type and pin definition- bits 1-0	2-21
2.5.1.2	BAAP - AA pin Polarity - bit 2	2-22
2.5.1.3	BPEN - Program space Enable - bit 3	2-22

Table of Contents (Continued)

Paragraph Number	Title	Page Number
2.5.1.4	BXEN - X data space Enable - bit 4	2-22
2.5.1.5	BYEN - Y data space Enable - bit 5	2-22
2.5.1.6	BAM - Address Muxing - bit 6	2-22
2.5.1.7	BPAC- Packing Enable - bit 7	2-23
2.5.1.8	BNC(3:0) - Number of address bits to Compare - bits 11-8.....	2-23
2.5.1.9	BAC(11:0) - Address to compare - bits 23-12.....	2-23
2.5.2	Bus Control Register	2-24
2.5.2.1	BA0W(4:0) - Area 0 Wait control - bits 4-0	2-24
2.5.2.2	BA1W(4:0) - Area 1 Wait control - bits 9-5	2-25
2.5.2.3	BA2W(2:0) - Area 2 Wait control - bits 12-10	2-25
2.5.2.4	BA3W(2:0) - Area 3 Wait control - bits 15-13	2-25
2.5.2.5	BDFW(4:0)- Default Area Wait control - bits 20-16.....	2-25
2.5.2.6	BBS - Bus State - bit 21	2-26
2.5.2.7	BLH - Bus Lock Hold - bit 22	2-26
2.5.2.8	BRH - Bus Request Hold - bit 23	2-26
2.5.3	IDentification Register	2-26
2.6	DRAM CONTROLLER	2-26
2.6.1	DRAM Control Register.....	2-26
2.6.1.1	BCW(1:0) - In page Wait states - bits 1-0	2-27
2.6.1.2	BRW(1:0) - Out of page Wait states- bits 3-2	2-27
2.6.1.3	BPS(1:0) - DRAM Page Size - bits 9-8	2-28
2.6.1.4	BPLE - Page logic Enable - bit 11	2-28
2.6.1.5	BME - Mastership Enable - bit 12	2-29
2.6.1.6	BREN - Refresh Enable - bit 13.....	2-29
2.6.1.7	BSTR - Software Triggered Refresh - bit 14.....	2-29
2.6.1.8	BRF(7:0) Refresh rate - bits 22-15	2-30
2.6.1.9	BRP - Refresh Prescaler - bit 23	2-30
3	DATA ARITHMETIC LOGIC UNIT	3-1
3.1	DATA ALU ARCHITECTURE.....	3-1
3.1.1	Data ALU Input Registers (X1, X0, Y1, Y0)	3-1
3.1.2	MAC Unit.....	3-2
3.1.3	Data ALU Accumulator Registers (A2, A1, A0, B2, B1, B0).....	3-4
3.1.4	Accumulator Shifter.....	3-4
3.1.5	Bit Field Unit (BFU)	3-5
3.1.6	Data Shifter/Limiter	3-5
3.1.7	Scaling	3-5
3.1.8	Limiting.....	3-5
3.2	DATA ALU ARITHMETIC AND ROUNDING.....	3-6
3.2.1	Data Representation	3-6

Table of Contents (Continued)

Paragraph Number	Title	Page Number
3.2.2	Rounding Modes	3-8
3.2.2.1	Convergent Rounding	3-8
3.2.2.2	Two's Complement Rounding	3-8
3.2.3	Arithmetic Saturation Mode	3-11
3.2.4	Multiprecision Arithmetic Support	3-12
3.2.4.1	Double Precision Multiply Mode	3-13
3.2.5	Block Floating Point FFT Support	3-14
3.3	DATA ALU PROGRAMMING MODEL	3-15
3.4	SIXTEEN BIT ARITHMETIC MODE	3-15
3.4.1	Moves in sixteen bit arithmetic mode	3-16
3.4.1.1	Moves into registers or accumulators	3-16
3.4.1.2	Moves from registers or accumulators	3-17
3.4.1.3	Short Immediate moves	3-18
3.4.1.4	Scaling and Limiting	3-18
3.4.2	Sixteen bit arithmetic	3-18
3.5	PIPELINE CONFLICTS	3-20
4	ADDRESS GENERATION UNIT	4-1
4.1	AGU ARCHITECTURE	4-1
4.2	SIXTEEN-BIT COMPATIBILITY MODE	4-2
4.3	PROGRAMMING MODEL	4-3
4.3.1	Address Register Files (R0 - R3, EP and R4 - R7)	4-3
4.3.1.1	Stack Extension Pointer (EP)	4-4
4.3.2	Offset Register Files (N0 - N3 and N4 - N7)	4-4
4.3.3	Modifier Register Files (M0 - M3 and M4 - M7)	4-4
4.4	ADDRESSING MODES	4-4
4.4.1	Register Direct Mode	4-4
4.4.1.1	Data or Control Register Direct	4-5
4.4.1.2	Address Register Direct	4-5
4.4.2	Address Register Indirect Modes	4-5
4.4.2.1	No Update (Rn)	4-5
4.4.2.2	Postincrement By 1 (Rn)+	4-5
4.4.2.3	Postdecrement By 1 (Rn)-	4-5
4.4.2.4	Postincrement By Offset Nn (Rn)+Nn	4-5
4.4.2.5	Postdecrement By Offset Nn (Rn)-Nn	4-5
4.4.2.6	Indexed By Offset Nn (Rn+Nn)	4-6
4.4.2.7	Predecrement By 1 -(Rn)	4-6
4.4.2.8	Short displacement (Rn+short displacement)	4-6
4.4.2.9	Long displacement (Rn+long displacement)	4-6
4.4.3	PC Relative Modes	4-6

Table of Contents (Continued)

Paragraph Number	Title	Page Number
4.4.3.1	Short Displacement PC Relative	4-6
4.4.3.2	Long Displacement PC Relative	4-6
4.4.3.3	Address Register PC Relative	4-7
4.4.4	Special Address Modes	4-7
4.4.4.1	Immediate Data	4-7
4.4.4.2	Immediate Short Data	4-7
4.4.4.3	Absolute Address	4-7
4.4.4.4	Absolute Short Address	4-7
4.4.4.5	Short Jump Address	4-7
4.4.4.6	I/O Short Address	4-7
4.4.4.7	Implicit Reference	4-7
4.5	ADDRESS MODIFIER TYPES	4-8
4.5.1	Linear Modifier (Mn=\$XXXXFF)	4-8
4.5.2	Reverse-Carry Modifier (Mn=\$000000)	4-8
4.5.3	Modulo Modifier (Mn=MODULUS-1)	4-8
4.5.4	Multiple Wrap-Around Modulo Modifier	4-11
4.5.5	Address-Modifier-Type Encoding Summary	4-11
5	INSTRUCTION CACHE CONTROLLER	5-1
5.1	INTRODUCTION	5-1
5.2	INSTRUCTION CACHE ARCHITECTURE	5-1
5.2.1	Instruction Cache Structure	5-1
5.2.2	Cache Programmer's Model	5-2
5.2.3	Cache Operation	5-3
5.2.3.1	program fetch	5-3
5.2.3.2	hit	5-3
5.2.3.3	word miss when burst mode is disabled	5-3
5.2.3.4	word miss when burst mode is enabled	5-3
5.2.3.5	sector miss	5-4
5.2.4	Default Mode On Hardware Reset	5-4
5.2.5	Cache Locking	5-5
5.2.6	Cache Unlocking	5-5
5.2.7	Cache Flush	5-6
5.2.8	Sector Replacement Unit	5-7
5.2.9	Data Transfers to/from ICACHE Space	5-7
5.2.9.1	DMA transfers	5-7
5.2.9.2	Software-Controlled transfers	5-7
5.2.10	Cache Observability Via OnCE	5-8

Table of Contents (Continued)

Paragraph Number	Title	Page Number
6	PROGRAM CONTROL UNIT	6-1
6.1	OVERVIEW	6-1
6.2	PROGRAM CONTROL UNIT ARCHITECTURE	6-2
6.2.1	Instruction Pipeline	6-2
6.2.2	Clock Oscillator	6-3
6.3	PROGRAMMING MODEL	6-4
6.3.1	Program Counter (PC)	6-4
6.3.2	Vector Base Address Register (VBA)	6-4
6.3.3	Loop Counter Register (LC)	6-5
6.3.4	Loop Address Register (LA)	6-5
6.3.5	System Stack (SS)	6-5
6.3.6	Stack Extension Pointer (EP)	6-6
6.3.7	Stack Size Register (SZ)	6-6
6.3.8	Stack Counter Register (SC)	6-6
6.3.9	Stack Pointer Register (SP)	6-7
6.3.9.1	Stack Pointer (Bits 0–3)	6-7
6.3.9.2	Stack Error Flag / P4 bit (Bit 4)	6-7
6.3.9.3	Underflow Flag / P5 bit (Bit 5)	6-8
6.3.10	Status Register (SR)	6-9
6.3.10.1	Carry (Bit 0)	6-10
6.3.10.2	Overflow (Bit 1)	6-10
6.3.10.3	Zero (Bit 2)	6-10
6.3.10.4	Negative (Bit 3)	6-11
6.3.10.5	Unnormalized (Bit 4)	6-11
6.3.10.6	Extension (Bit 5)	6-11
6.3.10.7	Limit (Bit 6)	6-11
6.3.10.8	Scaling (Bit 7)	6-12
6.3.10.9	Interrupt Masks (Bits 8 and 9)	6-12
6.3.10.10	Scaling Mode (Bits 10 and 11)	6-12
6.3.10.11	Reserved SR Bit (Bit 12)	6-13
6.3.10.12	Sixteen-Bit Compatibility Mode (Bit 13)	6-13
6.3.10.13	Double Precision Multiply Mode (Bit 14)	6-13
6.3.10.14	DO-Loop Flag (Bit 15)	6-14
6.3.10.15	DO-Forever flag (Bit 16)	6-14
6.3.10.16	Sixteen-Bit Arithmetic Mode (Bit 17)	6-14
6.3.10.17	Reserved SR Bit (Bit 18)	6-14
6.3.10.18	Cache Enable (Bit 19)	6-15
6.3.10.19	Arithmetic Saturation Mode (Bit 20)	6-15
6.3.10.20	Rounding Mode (Bit 21)	6-15

Table of Contents (Continued)

Paragraph Number	Title	Page Number
6.3.10.21	Core Priority (Bits 22 and 23)	6-15
6.3.11	Operating Mode Register	6-16
6.3.11.1	Chip Operating Mode (Bits 0, 1,2 and 3)	6-17
6.3.11.2	External Bus Disable (Bit 4)	6-17
6.3.11.3	Reserved COM Bit (Bit 5)	6-17
6.3.11.4	Stop Delay (Bit 6)	6-17
6.3.11.5	Memory Switch (Bit 7)	6-18
6.3.11.6	Core-Dma Priority Bits (Bits 9 and 8)	6-18
6.3.11.7	Burst Mode Enable (Bit 10)	6-18
6.3.11.8	TA Synchronize Select (Bit 11)	6-18
6.3.11.9	Bus Release Timing (Bit 12)	6-19
6.3.11.10	Reserved EOM Bits (Bits 15, 14 and 13)	6-19
6.3.11.11	XY Select for Stack extension (Bit 16)	6-19
6.3.11.12	Extended Stack Underflow Flag (Bit 17)	6-19
6.3.11.13	Extended Stack Overflow Flag (Bit 18)	6-19
6.3.11.14	Extended Stack Wrap Flag (Bit 19)	6-20
6.3.11.15	Extended Stack Enable (Bit 20)	6-20
6.3.11.16	Reserved SCS Bits (Bits 21-23)	6-20
6.4	SIXTEEN-BIT COMPATIBILITY MODE	6-20
7	PROCESSING STATES	7-1
7.1	NORMAL PROCESSING STATE	7-1
7.1.1	Instruction Pipeline	7-1
7.2	EXCEPTION PROCESSING STATE (INTERRUPT PROCESSING)	7-2
7.2.1	Interrupt Sources	7-3
7.2.1.1	Hardware Interrupt Source	7-4
7.2.1.2	Software Interrupt Source	7-5
7.2.2	Interrupt Priority Structure	7-5
7.2.2.1	Interrupt Priority Levels	7-6
7.2.2.2	Exception Priorities within an IPL	7-7
7.2.3	Instructions Preceding the Interrupt Instruction Fetch	7-7
7.2.4	Interrupt Types	7-8
7.2.5	Interrupt Arbitration	7-8
7.2.6	Interrupt Instruction Fetch	7-10
7.2.7	Interrupt Instruction Execution	7-10

Table of Contents (Continued)

Paragraph Number	Title	Page Number
7.3	RESET PROCESSING STATE	7-12
7.4	WAIT PROCESSING STATE	7-12
7.5	STOP PROCESSING STATE	7-13
8	DMA CONTROLLER	8-1
8.1	DMA CONTROLLER PROGRAMMING MODEL	8-2
8.1.1	DMA Source Address Register (DSR)	8-3
8.1.2	DMA Destination Address Register (DDR).....	8-3
8.1.3	DMA Offset Register (DOR)	8-3
8.1.4	DMA Counter (DCO)	8-4
8.1.4.1	DMA counter mode A - single counter	8-4
8.1.4.2	DMA counter mode B - dual counter.....	8-5
8.1.4.3	DMA counter modes C, D and E- triple counter.....	8-5
8.1.5	DMA Control Register (DCR)	8-8
8.1.5.1	DCR DMA Channel Enable Bit (DE) Bit 23.....	8-8
8.1.5.2	DCR DMA Interrupt Enable Bit (DIE) Bit 22.....	8-8
8.1.5.3	DCR DMA Transfer Mode (DTM2-DTM0)- bits 21:19.....	8-8
8.1.5.4	DCR DMA Channel priority(DPR1-DPR0) - bits 18:17	8-10
8.1.5.5	DCR DMA Continuous Mode (DCON) - bit 16	8-11
8.1.5.6	DCR DMA Request Source (DRS0-DRS4) Bits 15-11	8-11
8.1.5.7	DCR DMA three Dimensional mode (D3D)- bit 10.....	8-12
8.1.5.8	DCR DMA Address Mode (DAM5-DAM0)- bits 9:4.....	8-12
8.1.5.9	DCR DMA Destination Space (DDS0-DDS1) Bits 3, 2	8-16
8.1.5.10	DCR DMA Source Space (DSS0-DSS1) Bits 1, 0	8-16
8.1.6	DMA Status Register (DSTR).....	8-16
8.1.6.1	DSTR DMA Channel Transfer Done Status (DTD)- bits 5-0.....	8-17
8.1.6.2	DSTR reserved bits - bits 23:12 and 7:6.....	8-17
8.1.6.3	DSTR DMA Active state (DACT) - bit 8	8-17
8.1.6.4	DSTR DMA Active Channel (DCH2-DCH0) - bits 11:9	8-17
8.2	DMA Restrictions	8-18
9	PLL and CLOCK GENERATOR.....	9-1
9.1	INTRODUCTION	9-1
9.1.1	Clock Input Division	9-2
9.1.2	Frequency Multiplication.....	9-2
9.1.3	Skew Elimination	9-2
9.1.4	Low Power Divide and Output Stage	9-3
9.2	PLL BLOCK DIAGRAM	9-3
9.2.1	Frequency Pre-Divider	9-4
9.2.2	Phase Frequency Detector and Charge Pump Loop Filter	9-4

Table of Contents (Continued)

Paragraph Number	Title	Page Number
9.2.3	PLL Control Register (PCTL)	9-4
9.2.3.1	Multiplication Factor Bits (MF0-MF11) - Bits 0-11	9-5
9.2.3.2	Division Factor Bits (DF2-DF0) - Bits 12-14	9-6
9.2.3.3	Crystal Range Bit (XTLR) - Bit 15.....	9-7
9.2.3.4	XTAL Disable Bit (XTLD) - Bit 16.....	9-7
9.2.3.5	STOP Processing State Bit (PSTP) - Bit 17	9-7
9.2.3.6	PLL Enable Bit (PEN) - Bit 18.....	9-8
9.2.3.7	Clock Output Disable Bit (COD) - Bit 19	9-8
9.2.3.8	PreDivider Factor Bits (PD0-PD3) - Bits 20-23.....	9-9
9.2.4	Voltage Controlled Oscillator (VCO)	9-9
9.2.5	Divide by 2	9-10
9.2.6	Frequency Divider	9-10
9.3	CLKGEN BLOCK DIAGRAM.....	9-10
9.3.1	Low Power Divider (LPD).....	9-10
9.3.2	Divide by 2	9-11
9.3.3	Operating Frequency	9-11
9.3.4	Synchronization among EXTAL, CLKOUT, and the Internal Clock.....	9-11
9.4	PLL PINS.....	9-11
10	ON-CHIP EMULATOR (OnCE™)	10-1
10.1	INTRODUCTION	10-1
10.2	ON-CHIP EMULATION (OnCE™) PINS.....	10-1
10.2.1	Debug Event (DE)	10-2
10.3	OnCE™ CONTROLLER	10-2
10.3.1	OnCE™ Command Register (OCR).....	10-3
10.3.1.1	Register Select (RS4-RS0) Bits 0-4.....	10-3
10.3.1.2	Exit Command (EX) Bit 5.....	10-3
10.3.1.3	Go Command (GO) Bit 6	10-5
10.3.1.4	Read/Write Command (R/W) Bit 7.....	10-5
10.3.2	OnCE™ Decoder (ODEC).....	10-5
10.3.3	OnCE™ Status and Control Register (OSCR)	10-5
10.3.3.1	Trace Mode Enable (TME) Bit 0	10-6
10.3.3.2	Interrupt Mode Enable (IME) Bit 1	10-6
10.3.3.3	Software Debug Occurrence (SWO) Bit 2	10-6
10.3.3.4	Memory Breakpoint Occurrence (MBO) Bit 3	10-6
10.3.3.5	Trace Occurrence (TO) Bit 4	10-6
10.3.3.6	Cache Hit (HIT) Bit 5.....	10-6
10.3.3.7	Core Status (OS0,OS1) Bits 6-7	10-6
10.3.3.8	Reserved Bits 8-23	10-7

Table of Contents (Continued)

Paragraph Number	Title	Page Number
10.4	OnCE™ MEMORY BREAKPOINT LOGIC	10-7
10.4.1	Memory Address Latch (OMAL)	10-7
10.4.2	Memory Limit Register 0 (OMLR0).....	10-7
10.4.3	Memory Address Comparator 0 (OMAC0)	10-8
10.4.4	Memory Limit Register 1 (OMLR1).....	10-8
10.4.5	Memory Address Comparator 1 (OMAC1)	10-8
10.4.6	Breakpoint Control Register (OBCR)	10-8
10.4.6.1	Memory Breakpoint Select (MBS0-MBS1) Bits 0-1	10-9
10.4.6.2	Breakpoint 0 Read/Write Select (RW00-RW01) Bits 2-3	10-9
10.4.6.3	Breakpoint 0 Condition Code Select (CC00-CC01) Bits4-5.....	10-10
10.4.6.4	Breakpoint1 Read/Write Select (RW10-RW11) Bits 6-7	10-10
10.4.6.5	Breakpoint1 Condition Code Select (CC10-CC11) Bits8-9.....	10-10
10.4.6.6	Breakpoint 0 and 1 Event Select (BT1-BT0) Bits10-11.....	10-11
10.4.7	Memory Breakpoint Counter (OMBC)	10-11
10.5	CACHE SUPPORT	10-12
10.6	OnCE™ TRACE LOGIC	10-13
10.6.1	Trace Counter (OTC)	10-14
10.7	METHODS OF ENTERING THE DEBUG MODE	10-14
10.7.1	External Debug Request During RESET.....	10-15
10.7.2	External Debug Request During Normal Activity.....	10-15
10.7.3	Executing the JTAG DEBUG_REQUEST Instruction.....	10-15
10.7.4	External Debug Request During STOP.....	10-15
10.7.5	External Debug Request During WAIT.....	10-15
10.7.6	Software Request During Normal Activity	10-15
10.7.7	Enabling Trace Mode	10-16
10.7.8	Enabling Memory Breakpoints	10-16
10.8	PIPELINE INFORMATION AND GDB REGISTER.....	10-16
10.8.1	PDB Register (OPDBR)	10-16
10.8.2	PIL Register (OPILR)	10-17
10.8.3	GDB Register (OGDBR).....	10-17
10.9	TRACE BUFFER	10-17
10.9.1	PAB Register for Fetch (OPABFR)	10-17
10.9.2	PAB Register for Decode (OPABDR).....	10-17
10.9.3	PAB Register for Execute (OPABEX)	10-18
10.9.4	Trace Buffer.....	10-18
10.10	SERIAL PROTOCOL DESCRIPTION	10-19
10.10.1	OnCE™ Commands	10-20

Table of Contents (Continued)

Paragraph Number	Title	Page Number
10.11	TARGET SITE DEBUG SYSTEM REQUIREMENTS	10-20
10.12	EXAMPLES OF USING THE OnCE™	10-20
10.12.1	Checking whether the chip has entered the Debug Mode	10-21
10.12.2	Polling the JTAG instruction shift register	10-21
10.12.3	Saving Pipeline Information	10-21
10.12.4	Reading the Trace Buffer	10-22
10.12.5	Displaying a specified register	10-22
10.12.6	Displaying X memory area starting at address \$xxxxxx.....	10-23
10.12.7	Returning from Debug Mode to Normal Mode to current program....	10-24
10.12.8	Returning from Debug Mode to Normal Mode to a new program	10-24
10.13	EXAMPLES OF JTAG-OnCE INTERACTION.....	10-25
11	JTAG (IEEE 1149.1) Test Access Port	11-1
11.1	INTRODUCTION	11-1
11.2	OVERVIEW	11-1
11.2.1	JTAG PINS.....	11-3
11.2.1.1	Test Clock (TCK)	11-3
11.2.1.2	Test Mode Select (TMS).....	11-3
11.2.1.3	Test Data Input (TDI)	11-3
11.2.1.4	Test Data Output (TDO)	11-3
11.2.1.5	Test Reset (TRST~)	11-3
11.2.2	TAP CONTROLLER.....	11-3
11.2.3	BOUNDARY SCAN REGISTER	11-4
11.2.4	INSTRUCTION REGISTER	11-5
11.2.4.1	EXTEST.....	11-6
11.2.4.2	SAMPLE/PRELOAD	11-6
11.2.4.3	BYPASS	11-6
11.2.4.4	IDCODE	11-7
11.2.4.5	HI-Z.....	11-7
11.2.4.6	CLAMP	11-8
11.2.4.7	ENABLE_ONCE	11-8
11.2.4.8	DEBUG_REQUEST.....	11-8
11.3	DSP56300 RESTRICTIONS	11-9
12	OPERATING MODES AND MEMORY SPACES.....	12-1
12.1	CHIP OPERATING MODES.....	12-1
12.1.1	Expanded Modes (Modes 0 and 8)	12-2
12.1.2	System Configuration Modes 1-15 (Mode 1-7 and 9-F).....	12-2
12.2	DSP56300 CORE MEMORY MAP	12-2
12.2.1	X Data Memory Space	12-2

Table of Contents (Continued)

Paragraph Number	Title	Page Number
12.2.2	Y Data Memory Space	12-5
12.2.3	Program Memory	12-6
12.3	SIXTEEN-BIT COMPATIBILITY MODE	12-7
12.4	MEMORY SWITCH MODE	12-8

INSTRUCTION SET

Appendix A	INSTRUCTION SET	A-3
A-1	INTRODUCTION	A-3
A-2	INSTRUCTION FORMATS AND SYNTAX	A-3
A-2.1	Operand Sizes	A-5
A-2.2	Data Organization in Registers	A-6
A-2.3	Data ALU Registers	A-6
A-2.4	AGU Registers	A-7
A-2.5	Program Control Registers	A-7
A-2.6	Data Organization in Memory	A-8
A-3	INSTRUCTION GROUPS	A-8
A-3.1	Arithmetic Instructions	A-9
A-3.2	Logical Instructions	A-11
A-3.3	Bit Manipulation Instructions	A-12
A-3.4	Loop Instructions	A-13
A-3.5	Move Instructions	A-13
A-3.6	Program Control Instructions	A-15
A-4	INSTRUCTION GUIDE	A-17
A-4.1	NOTATION	A-17
A-5	CONDITION CODE COMPUTATION	A-22
A-6	INSTRUCTIONS DESCRIPTIONS	A-26
A-6.1	Absolute Value (ABS)	A-27
A-6.2	Add Long with Carry (ADC)	A-28
A-6.3	Add (ADD)	A-29
A-6.4	Shift Left and Add Accumulators (ADDL)	A-31
A-6.5	Shift Right and Add Accumulators (ADDR)	A-32
A-6.6	Logical AND (AND)	A-33
A-6.7	AND Immediate with Control Register (ANDI)	A-35
A-6.8	Arithmetic Shift Accumulator Left (ASL)	A-37
A-6.9	Arithmetic Shift Accumulator Right (ASR)	A-40

Table of Contents (Continued)

Paragraph Number	Title	Page Number
A-6.10	Branch Conditionally (Bcc)	A-43
A-6.11	Bit Test and Change (BCHG)	A-45
A-6.12	Bit Test and Clear (BCLR)	A-48
A-6.13	Branch Always (BRA)	A-51
A-6.14	Branch if Bit Clear (BRCLR)	A-53
A-6.15	Exit Current Do Loop Conditionally (BRKcc)	A-56
A-6.16	Branch if Bit Set (BRSET)	A-57
A-6.17	Branch to Subroutine Conditionally (BScc)	A-60
A-6.18	Branch to Subroutine if Bit Clear (BSCLR)	A-62
A-6.19	Bit Test and Set (BSET)	A-65
A-6.20	Branch to Subroutine (BSR)	A-68
A-6.21	Branch to Subroutine if Bit Set (BSSET)	A-70
A-6.22	Bit Test (BTST)	A-73
A-6.23	Count Leading Bits (CLB)	A-75
A-6.24	Clear accumulator (CLR)	A-77
A-6.25	Compare (CMP)	A-78
A-6.26	Compare Magnitude (CMPM)	A-80
A-6.27	Compare Unsigned (CMPU)	A-82
A-6.28	Enter Debug Mode (DEBUG)	A-83
A-6.29	Enter Debug Mode Conditionally (DEBUGcc)	A-84
A-6.30	Decrement by One (DEC)	A-85
A-6.31	Divide Iteration (DIV)	A-86
A-6.32	Double Precision MAC with 24 bit Right Shift (DMAC)	A-89
A-6.33	Start Hardware Loop (DO)	A-91
A-6.34	Start Infinite Loop (DO FOREVER)	A-95
A-6.35	Start PC Relative Hardware Loop (DOR)	A-97
A-6.36	Start PC Relative Infinite Loop (DOR FOREVER)	A-100
A-6.37	End Current DO Loop (ENDDO)	A-102
A-6.38	Logical Exclusive OR (EOR)	A-103
A-6.39	Bit Field (EXTRACT)	A-105
A-6.40	Extract Unsigned Bit Field (EXTRACTU)	A-108
A-6.41	Execute Conditionally without CCR Update (IFcc)	A-111
A-6.42	Execute Conditionally with CCR Update (IFcc.U)	A-112
A-6.43	Illegal Instruction Interrupt (ILLEGAL)	A-113
A-6.44	Increment by One (INC)	A-115
A-6.45	Insert Bit field (INSERT)	A-116
A-6.46	Jump Conditionally (JCC)	A-119
A-6.47	Jump if Bit Clear (JCLR)	A-121
A-6.48	Jump (JMP)	A-123

Table of Contents (Continued)

Paragraph Number	Title	Page Number
A-6.49	Jump to Subroutine Conditionally (JScC)	A-124
A-6.50	Jump to Subroutine if Bit Clear (JSCLR)	A-126
A-6.51	Jump if Bit Set (JSET)	A-129
A-6.52	Jump to Subroutine (JSR)	A-131
A-6.53	Jump to Subroutine if Bit Set (JSSET)	A-133
A-6.54	Load PC Relative Address (LRA)	A-136
A-6.55	Logical Shift Left (LSL)	A-138
A-6.56	Logical Shift Right (LSR)	A-141
A-6.57	Load Updated Address (LUA)	A-144
A-6.58	Signed Multiply-Accumulate (MAC)	A-146
A-6.59	Signed MAC with Immediate Operand (MACI)	A-148
A-6.60	Mixed Multiply-Accumulate (MAC su/uu)	A-149
A-6.61	Signed MAC and Round (MACR)	A-150
A-6.62	Signed MAC and Round with Immediate Operand (MACRI)	A-152
A-6.63	Transfer by Signed Value (MAX)	A-154
A-6.64	Transfer by Magnitude (MAXM)	A-155
A-6.65	Merge Two Half Words (MERGE)	A-156
A-6.66	Move Data (MOVE)	A-158
A-6.67	NO Parallel Data Move	A-159
A-6.68	Immediate Short Data Move (I)	A-160
A-6.69	Register to Register Data Move (R)	A-162
A-6.70	Address Register Update (U)	A-164
A-6.71	X Memory Data Move (X:)	A-165
A-6.72	X Memory and Register Data Move (X:R)	A-168
A-6.73	Y Memory Data Move (Y:)	A-170
A-6.74	Register and Y Memory Data Move (R:Y)	A-173
A-6.75	Long Memory Data Move (L:)	A-176
A-6.76	XY Memory Data Move (X: Y:)	A-178
A-6.77	Move Control Register (MOVEC)	A-180
A-6.78	Move Program Memory (MOVEM)	A-183
A-6.79	Move Peripheral Data (MOVEP)	A-185
A-6.80	Signed Multiply (MPY)	A-188
A-6.81	Mixed Multiply (MPY su/uu)	A-190
A-6.82	Signed Multiply with Immediate Operand (MPYI)	A-191
A-6.83	Signed Multiply and Round (MPYR)	A-192
A-6.84	Signed Multiply and Round with Immediate Operand (MPYRI)	A-194
A-6.85	Negate Accumulator (NEG)	A-196
A-6.86	No Operation (NOP)	A-197
A-6.87	Norm Accumulator Iteration (NORM)	A-198

Table of Contents (Continued)

Paragraph Number	Title	Page Number
A-6.88	Fast Accumulator Normalization (NORMF)	A-200
A-6.89	Logical Complement (NOT)	A-202
A-6.90	Logical Inclusive OR (OR)	A-203
A-6.91	OR Immediate with Control Register (ORI)	A-205
A-6.92	Program-Cache Flush (PFLUSH)	A-207
A-6.93	Program-Cache Flush Unlock Sectors(PFLUSHUN)	A-208
A-6.94	Program-Cache Global Unlock (PFREE)	A-209
A-6.95	Lock Instruction Cache Relative Sector (PLOCKR)	A-210
A-6.96	Unlock instruction Cache Sector (PUNLOCK).....	A-211
A-6.97	Unlock instruction Cache Relative Sector (PUNLOCKR)	A-212
A-6.98	Repeat Next Instruction (REP)	A-213
A-6.99	Reset On-Chip Peripheral Devices (RESET)	A-215
A-6.100	Round Accumulator (RND).....	A-216
A-6.101	Rotate Left (ROL)	A-218
A-6.102	Rotate Right (ROR)	A-220
A-6.103	Return from Interrupt (RTI)	A-222
A-6.104	Return from Subroutine (RTS).....	A-223
A-6.105	Subtract Long with Carry (SBC)	A-224
A-6.106	Stop Instruction Processing (STOP).....	A-225
A-6.107	Subtract (SUB)	A-227
A-6.108	Shift Left and Subtract Accumulators (SUBL)	A-229
A-6.109	Shift Right and Subtract Accumulators (SUBR)	A-231
A-6.110	Transfer Conditionally (Tcc)	A-232
A-6.111	Transfer Data ALU Register (TFR).....	A-234
A-6.112	Software Interrupt (TRAP)	A-235
A-6.113	Conditional Software Interrupt (TRAPcc)	A-236
A-6.114	Test Accumulator (TST)	A-237
A-6.115	Wait for interrupt (WAIT).....	A-238
A-7	INSTRUCTION PARTIAL ENCODING	A-239
A-7.1	Partial Encodings for Use in Instruction Encoding.....	A-239
A-7.2	Parallel Instruction Encoding of the Operation Code.....	A-251
A-7.2.1	Multiply Instruction Encoding	A-251
A-7.2.2	NonMultiply Instruction Encoding.....	A-252

INSTRUCTION EXECUTION TIMING

Appendix B INSTRUCTION EXECUTION TIMING	B-3
---	-----

Table of Contents (Continued)

Paragraph Number	Title	Page Number
B-1	INTRODUCTION.....	B-3
B-2	INSTRUCTION TIMING	B-3
B-3	INSTRUCTION SEQUENCE DELAYS	B-13
B-3.1	External Bus Wait States	B-13
B-3.2	External Bus Contention	B-13
B-3.3	Instruction Fetch delays.....	B-14
B-3.4	Data ALU Interlock.....	B-15
B-3.4.1	Arithmetic Stall	B-15
B-3.4.2	Transfer Stall	B-15
B-3.4.3	Status Stall	B-15
B-3.5	Address Registers Interlocks	B-15
B-3.5.1	Conditional Transfer Interlock	B-15
B-3.5.2	Address Generation Interlock.....	B-15
B-3.6	Stack Extension Delays	B-17
B-3.7	Program Flow-Control delays	B-18
B-3.7.1	MOVE to CR.....	B-19
B-3.7.2	MOVE from CR	B-19
B-3.7.3	MOVE to SP/SC	B-19
B-3.7.4	MOVE to LA register	B-19
B-3.7.5	MOVE to SR.....	B-19
B-3.7.6	MOVE to SSH/SSL.....	B-19
B-3.7.7	JMP to (LA) or to (LA-1)	B-20
B-3.7.8	RTI to (LA) or to (LA-1).....	B-20
B-3.7.9	MOVE from SSH	B-20
B-3.7.10	Conditional Instructions	B-20
B-3.7.11	Interrupt Abort	B-20
B-3.7.12	Degenerated DO loop	B-20
B-3.7.13	Annulled REP and DO.....	B-20
B-4	INSTRUCTION SEQUENCE RESTRICTIONS.....	B-21
B-4.1	Restrictions Near the End of DO Loops.....	B-21
B-4.1.1	At LA-3	B-21
B-4.1.2	At LA-2	B-21
B-4.1.3	At LA-1	B-22
B-4.1.4	At LA.....	B-22
B-4.2	General DO Restrictions	B-22
B-4.3	ENDDO Restrictions	B-23
B-4.4	BRKcc Restrictions	B-23
B-4.5	RTI and RTS Restrictions	B-23
B-4.6	SP, SC and SSH/SSL Manipulation Restrictions.....	B-23

Table of Contents (Continued)

Paragraph Number	Title	Page Number
B-4.7	Fast Interrupt Routines	B-24
B-4.8	REP Restrictions	B-24
B-4.9	Stack Extension Restrictions	B-24
B-4.10	Instruction Cache General Restrictions	B-25
B-5	Peripheral pipeline restrictions	B-25
B-5.1	Polling a peripheral device for write	B-25
B-5.2	Writing to a read-only register	B-26

BENCHMARK PROGRAMS

Appendix C	BENCHMARK PROGRAMS	C-3
C-1	INTRODUCTION	C-3
C-2	SET OF BENCHMARKS	C-3
C-2.1	Real Multiply	C-3
C-2.2	N Real Multiplies	C-3
C-2.3	Real Update	C-4
C-2.4	N Real Updates	C-4
C-2.5	Real Correlation Or Convolution (FIR Filter)	C-5
C-2.6	Real * Complex Correlation Or Convolution (FIR Filter)	C-7
C-2.7	Complex Multiply	C-7
C-2.8	N Complex Multiplies	C-8
C-2.9	Complex Update	C-9
C-2.10	N Complex Updates	C-10
C-2.11	Complex Correlation Or Convolution (FIR Filter)	C-11
C-2.12	Nth Order Power Series (Real)	C-12
C-2.13	2nd Order Real Biquad IIR Filter	C-13
C-2.14	N Cascaded Real Biquad IIR Filter	C-14
C-2.15	N Radix-2 FFT Butterflies (DIT, in-place algorithm)	C-15
C-2.16	True (Exact) LMS Adaptive Filter	C-16
C-2.17	Delayed LMS Adaptive Filter	C-19
C-2.18	FIR Lattice Filter	C-20
C-2.19	All Pole IIR Lattice Filter	C-21
C-2.20	General Lattice Filter	C-23
C-2.21	Normalized Lattice Filter	C-24
C-2.22	[1x3][3x3] Matrix Multiplication	C-25
C-2.23	N Point 3x3 2-D FIR Convolution	C-26

Table of Contents (Continued)		
Paragraph Number	Title	Page Number
C-2.24	Parsing data stream	C-28
C-2.25	Creating data stream	C-30
C-2.26	Parsing Hoffman code data stream	C-32
C-3	BENCHMARK OVERVIEW	C-36

