LIST of FIGURES

Figure Number	Title	Page Numbe
1	CORE DESCRIPTION	
Figure 1-1.	DSP56300 Core Block Diagram	1-3
2	EXPANSION PORT	
Figure 2-1. Figure 2-2. Figure 2-3. Figure 2-4. Figure 2-5. Figure 2-6. Figure 2-7. Figure 2-8. Figure 2-9. Figure 2-10. Figure 2-11. Figure 2-12.	Bus operation - zero wait states Sync. SRAM access	2-10 2-10 2-11 2-12 2-14)2-14)2-15 2-18 2-20
3	DATA ARITHMETIC LOGIC UNIT	
Figure 3-1. Figure 3-2. Figure 3-3. Figure 3-5. Figure 3-6. Figure 3-7. Figure 3-8. Figure 3-9. Figure 3-10. Figure 3-11. Figure 3-12. Figure 3-13.	Data ALU Block Diagram Bit Weighting and Alignment of Operands Integer/Fractional Multiplication Convergent Rounding (no scaling) Two's Complement Rounding (no scaling) DMAC Implementation Double Precision Multiplication Using DMAC Double precision algorithm DSP56300 Core Programming Model Sixteen Bit Arithmetic Mode Data Organization Pipeline Conflicts - Arithmetic stall Pipeline Conflicts - Status stall Pipeline Conflicts - Transfer stall	3-73-93-103-123-133-143-153-163-203-21

List of Figures (Continued)				
Figure Number	Title	Page Numbe		
4	ADDRESS GENERATION UNIT			
Figure 4-1. Figure 4-2.	AGU Block DiagramAGU Programming Model			
5	INSTRUCTION CACHE CONTROLLER			
Figure 5-1.	Instruction Cache Block Diagram	5-2		
6	PROGRAM CONTROL UNIT			
Figure 6-1. Figure 6-2. Figure 6-3. Figure 6-4. Figure 6-5. Figure 6-6. Figure 6-7.	Program Control Unit Architecture Seven Stage Pipeline	6-3 6-4 6-7 6-10		
7	PROCESSING STATES			
Figure 7-1. Figure 7-2.	Interrupt Priority Register C (IPRC)	7-6 7-7		
8	DMA CONTROLLER			
Figure 8-1. Figure 8-2.	DMA Control Register			
9	PLL and CLOCK GENERATOR			
Figure 9-1. Figure 9-2. Figure 9-3. Figure 9-4.	PLL & CLOCK Block Diagram PLL Block Diagram PLL Control Register (PCTL) CLKGEN Block Diagram	9-4 9-5		
10	ON-CHIP EMULATOR (OnCE™)			
Figure 10-1. Figure 10-2. Figure 10-3. Figure 10-4. Figure 10-5.	OnCE TM Block Diagram OnCE Multiprocessor Configuration OnCE TM Controller OnCE TM Command Register OnCE TM Status and Control Register (OSCR)	10-2 10-3 10-3		

List of Figures (Continued)				
Figure Number	Title	Page Number		
Figure 10-6. Figure 10-7. Figure 10-8. Figure 10-9. Figure 10-10. Figure 10-11.	OnCE TM Memory Breakpoint Logic 0 Breakpoint Control Register Circular Tags Buffer (TAGB) OnCE TM Trace Logic Block Diagram OnCE TM Pipeline Information and GDB Registers OnCE TM Trace Buffer	10-9 10-13 10-14 10-16		
11	JTAG (IEEE 1149.1) Test Access Port			
Figure 11-1. Figure 11-2. Figure 11-3. Figure 11-4. Figure 11-5.	JTAG Block Diagram	11-4 11-6 11-7		
12	OPERATING MODES AND MEMORY SPACES			
Figure 12-1. Figure 12-2.	DSP56300 Core Memory Map DSP56300 Core Memory Map (SC = 1)			
Appendix A	INSTRUCTION SET			
Figure A-1. Figure A-2. Figure A-3.	General Formats of an Instruction WordReading and Writing the ALU Extension RegistersReading and Writing Control Registers	A-7		
Appendix B	INSTRUCTION EXECUTION TIMING			
Appendix C	BENCHMARK PROGRAMS			

xxii	LIST of FIGURES	MOTOROLA