STD110N8F6



N-channel 80 V, 0.0056 Ω typ.,80 A, STripFET™ F6 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)max}	x I _D P _{TO}	
STD110N8F6	80 V	0.0065 Ω	80 A	167 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

· Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFETTM F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.

Table 1. Device summary

Order code	Marking	Package	Packing
STD110N8F6	110N8F6	DPAK	Tube

Contents STD110N8F6

Contents

1	Electrical ratings
2	Electrical characteristics4
	2.1 Electrical characteristics (curves)
3	Test circuits8
4	Package information
5	Packing information
6	Revision history

STD110N8F6 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	80	V
V _{GS}	Gate-source voltage	±20	V
I _D	Drain current (continuous) at T _C = 25 °C	80	Α
I _D	Drain current (continuous) at T _C = 100 °C	72	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	320	Α
P _{TOT}	Total dissipation at T _C = 25 °C	167	W
E _{AS} ⁽²⁾	Single pulse avalanche energy	180	mJ
TJ	Operating junction temperature -55 to 175		°C
T _{stg}	Storage temperature	-55 to 175	°C

^{1.} Pulse width is limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max.	0.9	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max.	50	°C/W

^{1.} When mounted on 1 inch² FR-4, 2 Oz copper board.

^{2.} Starting $T_J = 25$ °C, $I_D = 55$ A, $V_{DD} = 60$ V

Electrical characteristics STD110N8F6

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 1$ mA	80			V
	Zero-gate voltage	$V_{GS} = 0, V_{DS} = 80 \text{ V}$			1	μΑ
I _{DSS} drain current	$V_{GS} = 0$, $V_{DS} = 80$ V, $T_{C} = 125$ °C			100	μΑ	
I _{GSS}	Gate-body leakage current	V _{DS} = 0, V _{GS} = +20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 40 A		0.0056	0.0065	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	9130	-	pF
C _{oss}	Output capacitance	$V_{DS} = 40 \text{ V, f} = 1 \text{ MHz,}$	-	320	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0$	-	225	-	pF
Qg	Total gate charge	V _{DD} = 40 V, I _D = 80 A, V _{GS} = 10 V	-	150	-	nC
Q _{gs}	Gate-source charge		-	40	-	nC
Q _{gd}	Gate-drain charge	(see Figure 14)	-	30	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	24	-	ns
t _r	Rise time	$V_{DD} = 40 \text{ V}, I_{D} = 55 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 13</i>)	-	61	-	ns
t _{d(off)}	Turn-off delay time		-	162	-	ns
t _f	Fall time		-	48	-	ns





Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	$I_{SD} = 80 \text{ A}, V_{GS} = 0$	-		1.2	V
t _{rr}	Reverse recovery time	00 4 17/14 400 4/	-	30		ns
Q _{rr}	Reverse recovery charge	I _{SD} = 80 A, di/dt = 100 A/μs V _{DD} = 64 V (see <i>Figure 15</i>)	-	34		nC
I _{RRM}	Reverse recovery current	TOD THE CONTRACT OF	1	2.3		Α

^{1.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%

Electrical characteristics STD110N8F6

2.1 Electrical characteristics (curves)






Figure 4. Output characteristics

GIPG031220141042LM

VGS=6, 7,8,9, 10V

250

200


150


100


50

0

1 2 3 4 VDS(V)










Figure 9. Normalized gate threshold voltage vs temperature

VGS(th)
(norm)

1.0

0.8

0.4

-75

-25


25


75

125

TJ(°C)

Figure 10. Normalized on-resistance GIPG031220141059LM RDS(on) (norm) Vgs=10V 2.5 2 1.5 1 0.5 0 -75 -25 25 75 125 T_J(°C)





Test circuits STD110N8F6

3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



57/

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



Package information STD110N8F6




Figure 19. DPAK (TO-252) type A drawing

Table 8. DPAK (TO-252) type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
Е	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
L1		2.80	
L2		0.80	
L4	0.60		1.00
R		0.20	
V2	0°		8°

Package information STD110N8F6




Figure 20. DPAK (TO-252) footprint ^(a)

12/16 DocID027274 Rev 1

a. All dimensions are in millimeters

STD110N8F6 Packing information

5 Packing information

Figure 21. Tape for DPAK (TO-252)

Packing information STD110N8F6




Figure 22. Reel for DPAK (TO-252)

Table 9. DPAK (TO-252) tape and reel mechanical data

	Таре			Reel		
Dim.	m	mm		mm		
Dilli.	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	Α		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75			•	
P0	3.9	4.1		Base qty.	2500	
P1	7.9	8.1		Bulk qty.	2500	
P2	1.9	2.1			•	
R	40					
Т	0.25	0.35				
W	15.7	16.3				

STD110N8F6 Revision history

6 Revision history

Table 10. Document revision history

Date	Revision	Changes
15-Dec-2014	1	First release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

 ${\sf ST}$ and the ${\sf ST}$ logo are trademarks of ${\sf ST}$. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

