





Cache Access Path

Spring 2025 ICS Team

Cache Structure





Cache Line Structure



Initialize

Tick

0



Read a


Cache line affected

Tick

3

8. Return a = 10


1. Read a in L1, miss



L1, L2, L3 miss


7. Fetch cache line to L1

2. Read a in L2, miss




6. Fetch cache line to L2

3. Read a in L3, miss



5. Fetch cache line to L3

4. Read a in memory



Read b

Cache line affected

Tick

6

L1, L2, L3 miss

8. Return b = 20


1. Read b in L1, miss



L1 (2-way)

7. Fetch cache line to L1


2. Read b in L2, miss



L2 (3-way)

6. Fetch cache line to L2


3. Read b in L3, miss



L3 (4-way)

5. Fetch cache line to L3

4. Read b in memory



Memory

Read a

Cache line affected

Tick 7

2. Return a = 10 1. Read a in L1, hit

L1 hit

LRU	Valid	Dirty	Data
7	1	0	a = 10
LRU	Valid	Dirty	Data
6	1	0	b = 20

L1 (2-way)

LRU	Valid	Dirty	Data
2	1	0	a = 10
LRU	Valid	Dirty	Data
5	1	0	b = 20
LRU	Valid	Dirty	Data
0	0	0	

L2 (3-way)

LRU	Valid	Dirty	Data
1	1	0	a = 10
LRU	Valid	Dirty	Data
4	1	0	b = 20
LRU	Valid	Dirty	Data
0	0	0	
LRU	Valid	Dirty	Data
0	0	0	

L3 (4-way)

a = 10	b = 20	c = 30	d = 40	e = 50	f = 60
--------	--------	--------	--------	--------	--------

Memory

Write b

Cache line affected

Tick

8

2. Write b = 21 and return



1. Write b = 21 in L1, hit

L1 hit

LRU	Valid	Dirty	Data
7	1	0	a = 10
8	1	1	b = 21

L1 (2-way)

LRU	Valid	Dirty	Data
2	1	0	a = 10
5	1	0	b = 20
0	0	0	

L2 (3-way)

LRU	Valid	Dirty	Data
1	1	0	a = 10
4	1	0	b = 20
0	0	0	
0	0	0	

L3 (4-way)

a = 10	b = 20	c = 30	d = 40	e = 50	f = 60
--------	--------	--------	--------	--------	--------

Memory

Read c

Cache line affected

9. Return c = 30


1. Read c in L1, miss

7. Drop not dirty data

Tick

11

**L1, L2, L3 miss
L1 evict (not dirty)**



Write a


Cache line affected

Tick

14

5. Write a = 11 and return

1. Write a = 11 in L1, miss






**L1 miss, L2 hit
L1 evict (dirty)
write back to L2**

4. Fetch cache line to L1

2. Read a in L2, hit

3. Write dirty data back to L2



Read d

Cache line affected

Tick

17

10. Return d = 40

1. Read d in L1, miss

8. Drop not dirty data

L1, L2, L3 miss
L2 back invalidation L1
L1 evict (not dirty)
L2 evict (not dirty)

9. Fetch cache line to L1

2. Read d in L2, miss


7. Fetch cache line to L2

3. Read d in L3, miss

6. Drop not dirty data

5. Fetch cache line to L3

4. Read d in memory



Read c (cont'd)


Cache line affected

Tick

19

L1, L2 miss, L3 hit
L2 Back Invalidation
L1 Evict (Dirty)

1. Read c in L1, miss




L1 (2-way)



4. L2 need evict, back invalidation L1


2. Read c in L2, miss

5. L1 write dirty data back to L2




L2 (3-way)

3. Read c in L3, hit



L3 (4-way)




Memory

Read c (cont'd)


Cache line affected

Tick



20



L1, L2 miss, L3 hit
L2 Back Invalidation
L1 Evict (Dirty)
L2 Evict (Dirty)



6. L1 write dirty data back to L2




Read c

Cache line affected

Tick

22

9. Return c = 30



Write b

Cache line affected

Tick

24

5. Write b = 22 and return

1. Write b = 22 in L1, miss

3. Drop not dirty data

L1 miss, L2 hit
L1 Evict (Not Dirty)

4. Fetch cache line to L1

2. Read b in L2, hit

LRU	Valid	Dirty	Data
24	1	1	b = 22

LRU	Valid	Dirty	Data
22	1	0	c = 30

L1 (2-way)

LRU	Valid	Dirty	Data
21	1	0	c = 30

LRU	Valid	Dirty	Data
23	1	1	b = 21

LRU	Valid	Dirty	Data
16	1	0	d = 40

L2 (3-way)

LRU	Valid	Dirty	Data
20	1	1	a = 11

LRU	Valid	Dirty	Data
4	1	0	b = 20

LRU	Valid	Dirty	Data
18	1	0	c = 30

LRU	Valid	Dirty	Data
15	1	0	d = 40

L3 (4-way)

a = 10

b = 20

c = 30

d = 40

e = 50

f = 60

Memory

Write c

Cache line affected

Tick

25

3. Write c = 31 and return



1. Write c = 31 in L1, hit

LRU	Valid	Dirty	Data
24	1	1	b = 22
25	1	1	c = 31

L1 (2-way)

L1 hit

LRU	Valid	Dirty	Data
21	1	0	c = 30
23	1	1	b = 21
16	1	0	d = 40

L2 (3-way)

LRU	Valid	Dirty	Data
20	1	1	a = 11
4	1	0	b = 20
18	1	0	c = 30
15	1	0	d = 40

L3 (4-way)

a = 10	b = 20	c = 30	d = 40	e = 50	f = 60
--------	--------	--------	--------	--------	--------

Memory

Read e (cont'd)

Cache line affected

Tick


26

L1, L2, L3 miss

L3 Back Invalidation L2

L2 Back Invalidation L1

L1 evict dirty data to L2





Read e (cont'd)

Cache line affected



Tick

27

L1, L2, L3 miss
L3 Back Invalidation L2
L2 Back Invalidation L1
L1 evict dirty data to L2
L2 evict dirty data to L3



8. L1 write dirty data back to L2



Cache line affected

Read e (cont'd)

Tick

27

L1, L2, L3 miss
L3 Back Invalidation L2
L2 Back Invalidation L1
L1 evict dirty data to L2
L2 evict dirty data to L3
L3 evict dirty data to Memory

LRU	Valid	Dirty	Data
24	0	0	b = 22
LRU	Valid	Dirty	Data
25	1	1	c = 31

L1 (2-way)

LRU	Valid	Dirty	Data
21	1	0	c = 30
26	0	0	b = 22
LRU	Valid	Dirty	Data
16	1	0	d = 40

L2 (3-way)

8. L2 write dirty data back to L3

LRU	Valid	Dirty	Data
20	1	1	a = 11
27	0	0	b = 22
LRU	Valid	Dirty	Data
18	1	0	c = 30
LRU	Valid	Dirty	Data
15	1	0	d = 40

L3 (4-way)

9. L3 write dirty data back to Memory

a = 10	b = 22	c = 30	d = 40	e = 50	f = 60
--------	--------	--------	--------	--------	--------

Memory


Read e

Cache line affected


Tick

30


13. Return e = 50




12. Fetch cache line to L1



11. Fetch cache line to L2



10. Fetch cache line to L3



L1, L2, L3 miss
L3 Back Invalidation L2
L2 Back Invalidation L1
L1 evict dirty data to L2
L2 evict dirty data to L3
L3 evict dirty data to Memory

Read f (cont'd)


Cache line affected

Tick

30


**L1, L2, L3 miss
L3 Back Invalidation L2**

1. Read f in L1, miss



2. Read f in L2, miss


6. L2 need evict, back invalidation L1



3. Read f in L3, miss


5. L3 need evict, back invalidation L2

7. Drop not dirty data



4. Read f in memory

8. Drop not dirty data




Read f (cont'd)

Cache line affected

Tick

30

L1, L2, L3 miss
L3 Back Invalidation L2
L1 Evict dirty data




Read f

Cache line affected

Tick




34

13. Return f = 60



L1, L2, L3 miss
L3 Back Invalidation L2
L1 Evict dirty data

12. Fetch cache line to L1



Read b (cont'd)


Cache line affected

Tick

35


L1, L2, L3 miss
L3 Back Invalidation L2
L2 Evict dirty data to L3

1. Read b in L1, miss



2. Read b in L2, miss


6. L2 need evict, back invalidation L1




3. Read b in L3, miss

7. L2 write dirty data back to L3

5. L3 need evict, back invalidation L2



4. Read b in memory



Read b (cont'd)

Cache line affected

Tick




34

L1, L2, L3 miss


L3 Back Invalidation L2

L2 Evict dirty data to L3

L3 Evict dirty data to memory



8. L3 write dirty data back to Memory



Read b

Cache line affected

13. Return b = 22

LRU	Valid	Dirty	Data
17	1	0	d = 40

Tick

38

11. Drop not dirty data

L1, L2, L3 miss

L3 Back Invalidation L2

L2 Evict dirty data to L3

L3 Evict dirty data to memory

L1 (2-way)

12. Fetch cache line to L1

L2 (3-way)

10. Fetch cache line to L2

L3 (4-way)

9. Fetch cache line to L3

Memory

LRU	Valid	Dirty	Data
38	1	0	b = 22
34	1	0	f = 60

LRU	Valid	Dirty	Data
37	1	0	b = 22
29	1	0	e = 50
32	1	0	f = 60

LRU	Valid	Dirty	Data
20	1	1	a = 11
28	1	0	e = 50
36	1	0	b = 22
31	1	0	f = 60

a = 10	b = 22	c = 31	d = 40	e = 50	f = 60
--------	--------	--------	--------	--------	--------


Read d (cont'd)

Cache line affected


Tick

38


1. Read b in L1, miss



2. Read b in L2, miss




3. Read b in L3, miss



4. Read b in memory

5. L3 write dirty data back to Memory



L1, L2, L3 miss
L3 Evict dirty data to memory

Read d

Cache line affected

Tick

41

11. Return d = 40

L1, L2, L3 miss
L3 Evict dirty data to memory

