Next: <u>ARM Opcodes</u>, Previous: <u>ARM Floating Point</u>, Up: <u>ARM-Dependent</u> [Contents][Index]

## 9.4.4 ARM Machine Directives

.align expression [, expression]

This is the generic *.align* directive. For the ARM however if the first argument is zero (ie no alignment is needed) the assembler will behave as if the argument had been 2 (ie pad to the next four byte boundary). This is for compatibility with ARM's own assembler.

arch name

Select the target architecture. Valid values for *name* are the same as for the -march command-line option without the instruction set extension.

Specifying larch clears any previously selected architecture extensions.

.arch\_extension *name* 

Add or remove an architecture extension to the target architecture. Valid values for *name* are the same as those accepted as architectural extensions by the -mcpu and -march command-line options.

.arch\_extension may be used multiple times to add or remove extensions incrementally to the architecture being compiled for.

.arm

This performs the same action as .code 32.

bss

This directive switches to the bss section.

cantunwind

Prevents unwinding through the current function. No personality routine or exception table data is required or permitted.

code [16|32]

This directive selects the instruction set being generated. The value 16 selects Thumb, with the value 32 selecting ARM.

.cpu *name* 

Select the target processor. Valid values for *name* are the same as for the -mcpu command-line option without the instruction set extension.

Specifying cpu clears any previously selected architecture extensions.

1 of 7

```
name .dn register name [.type] [[index]]
name .qn register name [.type] [[index]]
```

The dn and qn directives are used to create typed and/or indexed register aliases for use in Advanced SIMD Extension (Neon) instructions. The former should be used to create aliases of double-precision registers, and the latter to create aliases of quad-precision registers.

If these directives are used to create typed aliases, those aliases can be used in Neon instructions instead of writing types after the mnemonic or after each operand. For example:

```
x .dn d2.f32
y .dn d3.f32
z .dn d4.f32[1]
vmul x,y,z
```

This is equivalent to writing the following:

```
vmul.f32 d2,d3,d4[1]
```

Aliases created using dn or qn can be destroyed using unreq.

```
.eabi attribute tag, value
```

Set the EABI object attribute *tag* to *value*.

The tag is either an attribute number, or one of the following: Tag\_CPU\_raw\_name, Tag\_CPU\_name, Tag\_CPU\_arch, Tag\_CPU\_arch\_profile, Tag\_ARM\_ISA\_use, Tag\_THUMB\_ISA\_use, Tag\_FP\_arch, Tag\_WMMX\_arch, Tag\_Advanced\_SIMD\_arch, Tag\_MVE\_arch, Tag\_PCS\_config, Tag\_ABI\_PCS\_R9\_use, Tag\_ABI\_PCS\_RW\_data, Tag\_ABI\_PCS\_R0\_data, Tag\_ABI\_PCS\_GOT\_use, Tag\_ABI\_PCS\_wchar\_t, Tag\_ABI\_FP\_rounding, Tag\_ABI\_FP\_denormal, Tag\_ABI\_FP\_exceptions, Tag\_ABI\_FP\_user\_exceptions, Tag\_ABI\_FP\_number\_model, Tag\_ABI\_align\_needed, Tag\_ABI\_align\_preserved, Tag\_ABI\_enum\_size, Tag\_ABI\_HardFP\_use, Tag\_ABI\_VFP\_args, Tag\_ABI\_WMMX\_args, Tag\_ABI\_optimization\_goals, Tag\_ABI\_FP\_optimization\_goals, Tag\_compatibility, Tag\_CPU\_unaligned\_access, Tag\_FP\_HP\_extension, Tag\_ABI\_FP\_16bit\_format, Tag\_MPextension\_use, Tag\_DIV\_use, Tag\_nodefaults, Tag\_also\_compatible\_with, Tag\_conformance, Tag\_T2EE\_use, Tag\_Virtualization\_use

The value is either a number, "string", or number, "string" depending on the tag.

```
Note - the following legacy values are also accepted by tag: Tag_VFP_arch, Tag_ABI_align8_needed, Tag_ABI_align8_preserved, Tag_VFP_HP_extension,
```

. even

This directive aligns to an even-numbered address.

```
.extend expression [, expression]*
.ldouble expression [, expression]*
```

These directives write 12byte long double floating-point values to the output section. These are not compatible with current ARM processors or ABIs.

```
.float16 value [,...,value_n]
```

Place the half precision floating point representation of one or more floating-point values into the current section. The exact format of the encoding is specified by <code>.float16\_format</code>. If the format has not been explicitly set yet (either via the <code>.float16\_format</code> directive or the command line option) then the IEEE 754-2008 format is used.

# .float16\_format format

Set the format to use when encoding float16 values emitted by the .float16 directive. Once the format has been set it cannot be changed. format should be one of the following: ieee (encode in the IEEE 754-2008 half precision format) or alternative (encode in the Arm alternative half precision format).

#### fnend

Marks the end of a function with an unwind table entry. The unwind index table entry is created when this directive is processed.

If no personality routine has been specified then standard personality routine 0 or 1 will be used, depending on the number of unwind opcodes required.

#### fnstart

Marks the start of a function with an unwind table entry.

## .force\_thumb

This directive forces the selection of Thumb instructions, even if the target processor does not support those instructions

## .fpu *name*

Select the floating-point unit to assemble for. Valid values for name are the same as for the -mfpu command-line option.

## handlerdata

Marks the end of the current function, and the start of the exception table entry for that function. Anything between this directive and the finend directive will be added to the exception table entry.

Must be preceded by a .personality or .personalityindex directive.

```
.inst opcode [ , ... ]
.inst.n opcode [ , ... ]
.inst.w opcode [ , ... ]
```

Generates the instruction corresponding to the numerical value *opcode*. .inst.n and .inst.w allow the Thumb instruction size to be specified explicitly, overriding the normal encoding rules.

```
.ldouble expression [, expression]*
```

See extend.

ARM Directives (Using as)

ltorg

This directive causes the current contents of the literal pool to be dumped into the current section (which is assumed to be the .text section) at the current location (aligned to a word boundary). GAS maintains a separate literal pool for each section and each sub-section. The .ltorg directive will only affect the literal pool of the current section and sub-section. At the end of assembly all remaining, un-empty literal pools will automatically be dumped.

Note - older versions of GAS would dump the current literal pool any time a section change occurred. This is no longer done, since it prevents accurate control of the placement of literal pools.

```
.movsp reg [, #offset]
```

Tell the unwinder that *reg* contains an offset from the current stack pointer. If *offset* is not specified then it is assumed to be zero.

```
.object arch name
```

Override the architecture recorded in the EABI object attribute section. Valid values for *name* are the same as for the .arch directive. Typically this is useful when code uses runtime detection of CPU features.

```
.packed expression [, expression]*
```

This directive writes 12-byte packed floating-point values to the output section. These are not compatible with current ARM processors or ABIs.

```
.pad #count
```

Generate unwinder annotations for a stack adjustment of *count* bytes. A positive value indicates the function prologue allocated stack space by decrementing the stack pointer.

```
personality name
```

Sets the personality routine for the current function to name.

```
.personalityindex index
```

Sets the personality routine for the current function to the EABI standard routine number *index* 

.pool

This is a synonym for .ltorg.

```
name req register name
```

This creates an alias for register name called name. For example:

```
foo req r0
```

save *reglist* 

Generate unwinder annotations to restore the registers in *reglist*. The format of *reglist* is the same as the corresponding store-multiple instruction.

```
core registers
       save {r4, r5, r6, lr}
       stmfd sp!, {r4, r5, r6, lr}
     FPA registers
       save f4, 2
       sfmfd f4, 2, [sp]!
     VFP registers
       save {d8, d9, d10}
       fstmdx sp!, {d8, d9, d10}
     iWMMXt registers
       save {wr10, wr11}
       wstrd wr11, [sp, #-8]!
       wstrd wr10, [sp, #-8]!
       .save wr11
       wstrd wr11, [sp, #-8]!
       .save wr10
       wstrd wr10, [sp, #-8]!
setfp fpreg, spreg [, #offset]
```

Make all unwinder annotations relative to a frame pointer. Without this the unwinder will use offsets from the stack pointer.

The syntax of this directive is the same as the add or mov instruction used to set the frame pointer. *spreg* must be either sp or mentioned in a previous .movsp directive.

```
.movsp ip
mov ip, sp
...
.setfp fp, ip, #4
add fp, ip, #4
.secrel32 expression [, expression]*
```

This directive emits relocations that evaluate to the section-relative offset of each expression's symbol. This directive is only supported for PE targets.

```
.syntax [unified | divided]
```

This directive sets the Instruction Set Syntax as described in the <u>ARM-Instruction-Set</u> section.

. thumb

This performs the same action as .code 16.

```
.thumb_func
```

This directive specifies that the following symbol is the name of a Thumb

5 of 7

encoded function. This information is necessary in order to allow the assembler and linker to generate correct code for interworking between Arm and Thumb instructions and should be used even if interworking is not going to be performed. The presence of this directive also implies . thumb

This directive is not necessary when generating EABI objects. On these targets the encoding is implicit when generating Thumb code.

```
.thumb_set
```

This performs the equivalent of a set directive in that it creates a symbol which is an alias for another symbol (possibly not yet defined). This directive also has the added property in that it marks the aliased symbol as being a thumb function entry point, in the same way that the thumb func directive does.

```
.tlsdescseq tls-variable
```

This directive is used to annotate parts of an inlined TLS descriptor trampoline. Normally the trampoline is provided by the linker, and this directive is not needed.

```
unreq alias-name
```

This undefines a register alias which was previously defined using the req, dn or qn directives. For example:

```
foo req r0
unreq foo
```

An error occurs if the name is undefined. Note - this pseudo op can be used to delete builtin in register name aliases (eg 'r0'). This should only be done if it is really necessary.

```
.unwind raw offset, byte1, ...
```

Insert one of more arbitrary unwind opcode bytes, which are known to adjust the stack pointer by *offset* bytes.

For example unwind raw 4, 0xb1, 0x01 is equivalent to save {r0}

```
.vsave vfp-reglist
```

Generate unwinder annotations to restore the VFP registers in *vfp-reglist* using FLDMD. Also works for VFPv3 registers that are to be restored using VLDM. The format of *vfp-reglist* is the same as the corresponding storemultiple instruction.

```
VFP registers
  .vsave {d8, d9, d10}
  fstmdd sp!, {d8, d9, d10}

VFPv3 registers
  .vsave {d15, d16, d17}
  vstm sp!, {d15, d16, d17}
```

Since FLDMX and FSTMX are now deprecated, this directive should be used in favour of .save for saving VFP registers for ARMv6 and above.

Next: <u>ARM Opcodes</u>, Previous: <u>ARM Floating Point</u>, Up: <u>ARM-Dependent</u> [<u>Contents</u>][<u>Index</u>]

7 of 7 10/29/20, 8:47 PM