


# RFNoC 4 Workshop Part 2

Jonathon Pendlum – Ettus Research Neel Pandeya – Ettus Research GRCon 2020

## **Schedule**



- Part 1
  - RFNoC 4 Framework Overview
  - Hands on Demos
- Part 2
  - FPGA Architecture
  - Software Implementation
  - GNU Radio Integration
  - Hands on RFNoC Block Development

# **Getting RFNoC**



- OS: Ubuntu 20.04
- Dependencies:
  - sudo apt install git cmake g++ libboost-all-dev libgmp-dev swig \ python3-numpy python3-mako python3-sphinx python3-lxml \ doxygen libfftw3-dev libsdl1.2-dev libgsl-dev libqwt-qt5-dev \ libqt5opengl5-dev python3-pyqt5 liblog4cpp5-dev libzmq3-dev \ python3-yaml python3-click python3-click-plugins python3-zmq \ python3-scipy python3-gi python3-gi-cairo gobject-introspection \ gir1.2-gtk-3.0 build-essential libusb-1.0-0-dev python3-docutils \ python3-setuptools python3-ruamel.yaml python-is-python3
  - Vivado 2019.1
    - Install missing libs: apt install libtinfo5 libncurses5
    - Install Design version (even if only doing simulations)
    - Simulations can run without a license
    - Building bitstreams requires full license (except E310)


# **Getting RFNoC**



#### Software:

- UHD 4.0:
  - git clone --branch UHD-4.0 \ https://github.com/ettusresearch/uhd.git uhd
  - mkdir uhd/host/build; cd uhd/host/build; cmake ...
  - make -j4; sudo make install
- GNU Radio 3.8:
  - git clone --branch maint-3.8 --recursive \ https://github.com/gnuradio/gnuradio.git gnuradio
  - mkdir gnuradio/build; cd gnuradio/build; cmake ..
  - make -j4; sudo make install
- gr-ettus:
  - git clone --branch maint-3.8-uhd4.0 \ https://github.com/ettusresearch/gr-ettus.git gr-ettus
  - mkdir gr-ettus/build; cd gr-ettus/build; cmake --DENABLE QT=True ...
  - make -j4; sudo make install

## rfnocmodtool



- Installed with gr-ettus
- Generate OOT RFNoC modules
  - Similar concept to gr\_modtool
  - Creates skeleton code for a pass through RFNoC Block
  - FPGA:
    - Verilog Block code
    - SystemVerilog Test Bench
    - Image Core YAML
  - UHD:
    - C++ Block Controller
    - Block Description YAML
  - GNU Radio:
    - C++ Block Code
    - GRC YAML
    - Example Flowgraph

## Create a OOT module



- Steps to create our block:
- rfnocmodtool newmod tutorial
- cd rfnoc-tutorial
- rfnocmodtool add gain
  - Enter name of block/code (without module name prefix): gain
  - Enter valid argument list, including default arguments: (leave blank)
  - Add Python QA Code? [y/N] N
  - Add C++ QA Code? [y/N] N
  - Block NoC ID (Hexadecimal): 1234
    - Leaving blank results in random NoC ID
  - Skip Block Controllers Generation? [UHD block ctrl files] [y/N] N
  - Skip Block interface files Generation? [GRC block ctrl files] [y/N] N

# RFNoC modtool output



```
rfnoc@rfnoc-vm:~/src$ rfnocmodtool newmod
Name of the new module: tutorial
Creating out-of-tree module in ./rfnoc-tutorial... Done.
Use 'rfnocmodtool add' to add a new block to this currently empty module.
rfnoc@rfnoc-vm:~/src$ cd rfnoc-tutorial/
rfnoc@rfnoc-vm:~/src/rfnoc-tutorial$ rfnocmodtool add
RFNoC module name identified: tutorial
Enter name of block/code (without module name prefix): gain
Block/code identifier: gain
Enter valid argument list, including default arguments:
Add Python QA code? [y/N] N
Add C++ QA code? [y/N] N
Block NoC ID (Hexadecimal): 1234
Skip Block Controllers Generation? [UHD block ctrl files] [y/N] N
Skip Block interface files Generation? [GRC block ctrl files] [y/N] N
Adding file 'lib/gain impl.h'...
Adding file 'lib/gain impl.cc'...
Adding file 'include/tutorial/gain.h'...
Adding file 'include/tutorial/gain block ctrl.hpp'...
Adding file 'lib/gain block ctrl impl.cpp'...
Editing swig/tutorial swig.i...
Adding file 'grc/tutorial gain.block.yml'...
Editing grc/CMakeLists.txt...
Editing grc/tutorial.tree.yml
Adding file 'examples/gain.grc'...
Adding file 'rfnoc/blocks/CMakeLists.txt'...
Adding file 'rfnoc/blocks/gain.yml'...
Adding file 'rfnoc/fpga/CMakeLists.txt'...
Adding file 'rfnoc/fpga/Makefile.srcs'...
Adding file 'rfnoc/fpga/rfnoc block gain/CMakeLists.txt'...
Adding file 'rfnoc/fpga/rfnoc block gain/Makefile.srcs'...
Adding file 'rfnoc/fpga/rfnoc block gain/Makefile'...
Adding file 'rfnoc/fpga/rfnoc block gain/noc shell gain.v'...
Adding file 'rfnoc/fpga/rfnoc block gain/rfnoc block gain.v'...
Adding file 'rfnoc/fpga/rfnoc block gain/rfnoc block gain tb.sv'...
Adding file 'rfnoc/icores/CMakeLists.txt'...
Adding file 'rfnoc/icores/gain x310 rfnoc image core.yml'...
```

# **Directory Structure**



- rfnoc/blocks
  - gain.yml Block Description YAML
- rfnoc/fpga/rfnoc\_block\_gain
  - rfnoc\_block\_gain.v RFNoC Block HDL
  - rfnoc\_block\_gain\_tb.sv RFNoC Block Test Bench
  - noc\_shell\_gain.v Custom NoC Shell
- rfnoc/icores
  - gain\_x310\_rfnoc\_image\_core.yml Image Core YAML
- lib
  - gain\_block\_ctrl\_impl.cpp UHD Block Controller C++ code
  - gain\_impl.cc GNU Radio Block C++ code
- include/tutorial
  - gain\_block\_ctrl.hpp UHD Block Controler C++ header
  - gain.h GNU Radio Block C++ header
- examples
  - gain.grc Example flowgraph using RFNoC Block

## **RFNoC Framework**



#### **GNU Radio**

**GRC Bindings (YAML)** 

**Block Code (Python / C++)** 

#### **UHD**

**Block Description (YAML)** 

**Block Controller (C++)** 

#### **FPGA**

**Block Test Bench** (SystemVerilog)

Block HDL (Verilog, VHDL, HLS, IP, BD)

## **RFNoC Framework**



#### **GNU Radio**

**GRC Bindings (YAML)** 

Block Code (Python / C++)

#### UHD

**Block Description (YAML)** 


**Block Controller (C++)** 


#### **FPGA**

Block Test Bench (SystemVerilog)

Block HDL (Verilog, VHDL, HLS, IP, BD)


## **RFNoC Block Overview**







## **RFNoC Block Overview**
























## **RFNoC Block Overview**






- Two types of AXI-Stream bus connections to NoC Core
- AXIS-CHDR: Data packets → Sample data
  - Could be multiple buses wide for multiple ports (see DUC, DDC)
- AXIS-CTRL: Control packets → Read / write user registers
- Transaction details available in specification





## **RFNoC Block Overview**























## **CHDR Packet Breakdown**




← 64 Bits ← →							
6	1	1	3	5	16	16	16
Virtual Chan	EOV	ЕОВ	Pkt Type	Num Metadata	Sequence #	Length	DST EP
(Optional) Timestamp							
(Optional) Metadata 0							
Payload Data 0							
•••							

- Blocks without a rate change generally pass through header
- Blocks with a rate change may need to adjust timestamp and EOB
- Destination Endpoint (DST EP) is updated automatically
- Virtual Channels work in progress



## **Payload & Context Timing Diagram**






# **Payload AXI-Stream Bus**




- One packet per AXIS-CHDR packet
  - Packets delinated by tlast
  - Maximum size based on MTU
- Typically 32-bits wide, SC16 samples
  - SC16 format: [31:16] Real, [15:0] Imag
- Important notes:
  - User must assert tlast
  - Packet size cannot be larger than the MTU
  - Most blocks hardcode all tkeep bits to 1

## **Context AXI-Stream Bus**




- One packet per AXIS-CHDR packet
  - Packets delinated by tlast
- Tuser value describes each word
  - 0x0: CHDR Header
  - 0x1: CHDR Header + Timestamp
  - 0x2: Timestamp only
  - 0x3: Metadata
- Metadata is user defined






# **Ctrl Port Timing Diagram**







- Read / write interface for user registers
- 20-bit Address, 32-bit Data
- Bus throttles until ack is asserted
- Supports timed commands (not shown)

## **RFNoC Block Overview**






## **RFNoC Block Overview**




- Many implementation options for user code
  - HDL: Verilog, SystemVerilog, VHDL
  - Vivado IP: FIR, FFT, DDS, CORDIC, Turbo Decoder, etc
  - Vivado Block Diagrams (BD): Microblaze
  - Vivado High-Level Synthesis (HLS): C and C++
- User read/write registers to support configuration, control, and status readback




## **Gain Block Overview**





## **Gain Block Overview**






- Skeleton file passes through samples untouched
- User register logic instantiated but unused


## **Gain Block Overview**





## **Gain Block Overview**





Multiply incoming sample data by User Register's value

#### **Write Custom HDL**




- Open rfnoc-tutorial/rfnoc/fpga/ rfnoc\_block\_gain/rfnoc\_block\_gain.v
- Implement gain in "User Logic" the at bottom on file
- Requires only a few lines of code
  - Split incoming samples into I and Q
  - Multiple I and Q separately with lower 16-bits from the User Register
  - Create an output sample by concatenating the lower
     16-bits of each multiplier result
  - Do not worry about modifying AXI stream control signals (i.e. tvalid, tready, tlast)

## **Gain Block Test Bench**



- Note: Must have Vivado 2019.1 installed
- cd rfnoc-tutorial/build
- make rfnoc\_block\_gain\_tb
- Test bench failed... need to update it!
- Edit rfnoc-tutorial/rfnoc/fpga/ rfnoc\_gain\_block/rfnoc\_block\_gain\_tb.sv
- Requires only a few lines of codes
  - Read User Register
  - Apply same gain operation in verification code

## Write Custom HDL (Answer)



```
wire [15:0] i, q, gain;
wire [31:0] i_mult_gain, q_mult_gain;
assign gain = reg_user[15:0];
assign i = m_in_payload_tdata[31:16];
assign q = m_in_payload_tdata[15:0];
assign i_mult_gain = i*gain;
assign q mult gain = q*gain;
assign s_out_payload_tdata = {i_mult_gain[15:0], q_mult_gain[15:0]};
assign s_out_payload_tlast = m_in_payload_tlast;
assign s_out_payload_tvalid = m_in_payload_tvalid;
assign m_in_payload_tready = s_out_payload_tready;
```

## **Gain Block Test Bench (Answer)**



```
logic [15:0] gain;
logic [31:0] user_reg;
blk_ctrl.reg_read(dut.REG_USER_ADDR, user_reg);
gain = user_reg[15:0];
// Check the resulting samples
  for (int i = 0; i < SPP; i++) begin
    item t sample in;
    item t sample out;
    logic [15:0] i_samp, q_samp;
    logic [31:0] i_mult, q_mult;
    i_samp = send_samples[i][31:16];
    q_samp = send_samples[i][15:0];
    i_mult = i_samp*gain;
    q mult = q samp*gain;
    sample_in = {i_mult[15:0], q_mult[15:0]};
    sample out = recv samples[i];
```

# **Check Test Bench Again**




- cd ~/src/rfnoc-tutorial/build
- make rfnoc\_block\_gain\_tb
- Success!


```
FESTBENCH STARTED: rfnoc block gain tb
                           0 ns) BEGIN: Flush block then reset it...
[TEST CASE 1] (t =
[TEST CASE 1] (t =
                        6450 ns) DONE... Passed
[TEST CASE 2] (t =
                        6450 ns) BEGIN: Verify Block Info...
[TEST CASE 2] (t =
                      6450 ns) DONE... Passed
[TEST CASE 3] (t =
                    6450 ns) BEGIN: Verify user register...
                     7850 ns) DONE... Passed
[TEST CASE 3] (t =
[TEST CASE 4] (t =
                     8425 ns) BEGIN: Test passing through samples...
[TEST CASE
                        9025 ns) DONE... Passed
TESTBENCH FINISHED: rfnoc block gain tb
 - Time elapsed: 9025 ns
 - Tests Run:
 Tests Passed:
 Tests Failed:
Result: PASSED
```


## **Generate Bitstream**




- rfnoc\_image\_builder
  - Command line tool for building bitstreams
  - Requires YAML file specifying build parameters:
    - Device & Target (e.g. x310, X310\_HG -- 1GigE + 10GigE ports)
    - RFNoC blocks (optionally specify block parameters)
    - Endpoints
    - Connections between RFNoC blocks, Endpoints, and other I/O
    - Clock domains
- rfnocmodtool automatically created example YAML
  - rfnoc/icores/gain\_x310\_rfnoc\_image\_core.yml
  - Device & Target: x310, X310 HG
  - RFNoC Blocks: 2xRadio + 2xDDC + 2xDUC + Gain Block
- Build bitstream: make gain\_x310\_rfnoc\_image\_core
  - Requires full Vivado license for most devices
  - Output bitstream located in uhd/fpga/usrp3/top/x300/build









## **RFNoC Framework**





**GRC Bindings (YAML)** 

Block Code (Python / C++)

#### UHD

**Block Description (YAML)** 

**Block Controller (C++)** 

#### **FPGA**

Block Test Bench (SystemVerilog)

Block HDL (Verilog, VHDL, HLS, IP, BD)

#### **RFNoC Framework**





**GRC Bindings (YAML)** 

Block Code (Python / C++)

#### **UHD**

**Block Description (YAML)** 


**Block Controller (C++)** 

#### **FPGA**

Block Test Bench (SystemVerilog)


Block HDL (Verilog, VHDL, HLS, IP, BD)


# **Block Description File**





- YAML
- Tells UHD about block configuration, capabilities:
  - NoC ID
  - Location of Makefile.srcs for HDL source
  - Input clocks
  - Block parameters
  - Block I/O
- Skeleton file generated by rfnocmodtool
  - rfnoc-tutorial/rfnoc/blocks/gain.yml
  - Everything already setup for our gain example!

























#### **Block Controller**



- C++ Code
- RFNoC block's software control interface
- Create properties to control block
  - Access user regs
  - Enforce block I/O requirements (e.g. SC16)
  - Propagate updates to other blocks
- Exposes custom methods
  - Example: set\_coefficients() for FIR filter RFNoC block
- Skeleton file generated by rfnocmodtool
  - rfnoc-tutorial/lib/gain\_block\_ctrl\_impl.cpp
  - Everything already setup for our gain example!


# **Python Bindings!**



- Python bindings available for most blocks!
- Example for gain block:

```
import uhd
import gain
import numpy as np
graph = uhd.rfnoc.RfnocGraph("type=x300")
tx streamer = graph.create tx streamer(1, uhd.usrp.StreamArgs("sc16", "sc16"))
rx streamer = graph.create rx streamer(1, uhd.usrp.StreamArgs("sc16", "sc16"))
gb = graph.get block("0/gain#0")
gb.poke32(0, 1)
graph.connect(tx streamer, 0, gb.get unique id(), 0)
graph.connect(gb.get unique id(), 0, rx streamer, 0)
graph.commit()
num samps = 4 * tx streamer.get max num samps()
send samps = np.array([[0x40004000] * num samps], dtype="int32")
tx md = uhd.types.TXMetadata()
tx md.start of burst = True
tx md.end of burst = True
recv_samps = np.zeros((1, num_samps), dtype="int32")
rx md = uhd.types.RXMetadata()
num sent = tx streamer.send(send samps, uhd.types.TXMetadata())
num recv = rx streamer.recv(recv samps, rx md, 0.1)
graph.release()
```

## **UHD RFNoC C++ App**



- RFNoC apps can use only UHD's C++ API
- See: uhd/host/examples/rfnoc-example

#### **RFNoC Framework**





**GRC Bindings (YAML)** 

Block Code (Python / C++)

#### **UHD**

**Block Description (YAML)** 

**Block Controller (C++)** 

#### **FPGA**

Block Test Bench (SystemVerilog)

Block HDL (Verilog, VHDL, HLS, IP, BD)

## **RFNoC Framework**



#### **GNU Radio**

**GRC Bindings (YAML)** 

**Block Code (Python / C++)** 

#### **UHD**

**Block Description (YAML)** 

**Block Controller (C++)** 

#### **FPGA**

Block Test Bench (SystemVerilog)

Block HDL (Verilog, VHDL, HLS, IP, BD)

## **GNU Radio Block Code**



- C++ or Python
- How does GNU Radio interface to RFNoC?
  - via C++ infrastructure code in gr-ettus
  - Users extend a base class for their RFNoC blocks
  - Some blocks can use base class "as is"
    - Built-in property set methods
- Skeleton file generated by rfnocmodtool
  - rfnoc-tutorial/lib/gain\_impl.cc
  - Gain block can use build-in property set methods to set the user register so no edits required!

# **GNU Radio Companion Bindings**



- YAML
- Describes GNU Radio blocks to GRC
- No recompilation!
- Requirement of GNU Radio Companion
- Not strictly necessary for GNU Radio
- More info: wiki.gnuradio.org/index.php/YAML\_GRC
- Skeleton file generated by rfnocmodtool
  - rfnoc-tutorial/grc/tutorial\_gain.block.yml
  - Already has user register defined with callback so no edits required!

## **RFNoC Framework**



#### **GNU Radio**

**GRC Bindings (YAML)** 

**Block Code (Python / C++)** 

#### **UHD**

**Block Description (YAML)** 


**Block Controller (C++)** 

#### **FPGA**

**Block Test Bench** (SystemVerilog)


Block HDL (Verilog, VHDL, HLS, IP, BD)

## Installation




- Install:
  - cd ~/src/rfnoc-tutorial/build
  - make install
- Program bitstream:
  - Turn on X310
  - uhd image loader
    - --args="type=x300" or --args="addr=<USRP IP>"
    - --fpga-path=~/src/uhd/fpga/usrp3/top/x300/build/ usrp\_x310\_fpga\_HG.bit
  - Alternative: viv\_jtag\_program
    - source setup\_env.sh in uhd/fpga/usrp3/top/x300


## **Testing in HW**





- Open and run gain flowgraph
  - gnuradio-companion
  - Open ~/src/rfnoc-tutorial/examples/gain.grc
  - Run->Execute or F6

# Options Title: RFNoC: Gain Example Output Language: Python Generate Options: QT GUI QT GUI Entry Id: samp\_rate Label: Sampling Rate (Hz) Default Value: 1M










# **Testing in HW**





# **Final Takeaway**

#### RFNoC is for FPGAs as GNU Radio is for GPPs

	RFNoC	GNU Radio
Infrastructure for SDR applications	<b>✓</b>	<b>✓</b>
Handles data movement between blocks	(AXIS-Based)	(Circular buffers)
Takes care of boring and recurring tasks	(Flow control, addressing, routing)	(R/W pointer up- dating, tag handling)
Provides library of blocks	(Growing)	(Huge)
Has a graphical front end	(gr-ettus)	(GRC)
Open Source	<b>✓</b>	<b>✓</b>
Writes your blocks for you	X	X