****

MSc in Computer Engineering

Electronics and Communications Systems

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

Matrix Multiplier Project Report

Luca Tartaglia

Kamran Mehravar

\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_

Academic year 2021/22

Table of Contents

[1. Introduction 5](#_Toc104481319)

[1.1 Problem Description 5](#_Toc104481320)

[1.2 State-of-Art of Digital Multipliers 6](#_Toc104481321)

[1.3 Matrix Multiplication 9](#_Toc104481322)

[1.4 Finite Arithmetic sizing 10](#_Toc104481323)

[2. Matrix Multiplier Implementation 11](#_Toc104481324)

[2.1 Algorithm 11](#_Toc104481325)

[2.2 Model Architecture 12](#_Toc104481326)

[3. VHDL Implementation 12](#_Toc104481327)

[3.1 Bit Matrix type definition 13](#_Toc104481328)

[3.2 Matrix Register 13](#_Toc104481329)

[3.3 Matrix Multiplier 13](#_Toc104481330)

[3.4 Matrix Multiplier Architecture 14](#_Toc104481331)

[4 Test Plan 16](#_Toc104481332)

[4.1 Python Testbench generator 17](#_Toc104481333)

[4.2 Testbench implementation 18](#_Toc104481334)

[5. Synthesis and Implementation Logic 22](#_Toc104481335)

[5.1. Register Transfer Level design (RTL) 22](#_Toc104481336)

[5.2. Synthesis 24](#_Toc104481337)

[5.2.1 Timing Report and critical path 24](#_Toc104481338)

[5.2.2 Power consumption 26](#_Toc104481339)

[5.2.3 Device Utilization 27](#_Toc104481340)

[5.3. Implementation 27](#_Toc104481341)

[5.3.1 Timing Report and Critical Path 28](#_Toc104481342)

[5.3.2 Device Utilization 29](#_Toc104481343)

[5.3.3 Power Consumption 30](#_Toc104481344)

[5.4. Warnings 30](#_Toc104481345)

[5.4.1 Warnings Analysis 30](#_Toc104481346)

[5.4.2 Timing Warnings 31](#_Toc104481347)

[6. Conclusions 31](#_Toc104481348)


# 1. Introduction

## **1.1 Problem Description**

Design the VHDL description of a matrix multiplier with the following characteristics:

* input matrices of size (NxM) and (MxP) with elements represented in 2’s complement on 4 bits
* Output matrix of size (NxP) with elements represented in 2’s complement on Q bits. The value of Q has to be determined in order to avoid any finite arithmetic’s error.

For the test-bench simulation, please consider the following values of the parameters: N=2, M=3 and P=4.



## **1.2 State-of-Art of Digital Multipliers**

A binary multiplier is an electronic circuit used in digital electronics with the purpose to multiply binary numbers. To implement a digital multiplier can be used a variety of techniques and most of them involve computing the set of partial products, which are then summed together using binary adders.

**Binary multiplication** is the process of multiplying binary numbers and is performed doing exactly the same multiplication as with decimal numbers.

As for the decimal multiplication one of the most used algorithm is the **shift and add**, i.e. doing the partial products (which is 0 or the first number), shifting one position left and then adding them together (using a binary addition).




Figure 1.1. binary multiplication

Using **binary numbers** it must be pay particular attention on which representation is been used, because, modern computers uses the **two’s complement** representation, so the sign is embedded in the number itself. That force the multiplication process to be adapted to handle two’s complement numbers, and that complicates the process of the multiplication.

For this reason, were be designed specific algorithms to handle the multiplication with 2’s complement numbers. One of the most important is the Booth algorithm, that is an algorithm designed to multiply two signed binary numbers in 2’s complement notation.

The **hardware implementation** of a digital multiplier can be realized by using 2 different approaches:

The first approach is called **ROM-based implementation** and it consist of use a ROM where are saved all the results of the multiplication of 2 words (for example A and B).

So, this architecture takes in input A and B words, and return as output the multiplication values stored in the ROM.

This approach has two big problems:

1. It would take a large amount of memory (e.g. for 2 words of 16 bit it would need 232 words of 32 bits = 16 Gigabytes of memory)
2. The speed of memory access would be too slow.

For this reason, this approach is not acceptable in digital signal processes.

The second approach is to implement a **parallel multiplier**, that is doing each single operation bit by bit. All can be split into 3 general steps:

1. generating the **partial product** on k bits, using the representations of the operands (e.g. X and Y) on n and m bits respectively.

the partial product can be calculated using a Full Adder and where there is not the carry-in it can be used a Half Adder.

1. reducing the partial product, sizing it on k bits (that can be in the range [0, n+m-1]
2. computing the final product, summing all the partial products.

To realize the blocks concerning the operations required are needed five different block types:

1. **Product:** is an AND that takes in input two values x, y and gives p as the product in output.
2. **Half Adder:** it is a Full Adder where the carry in is 0
3. **Full Adder:** here the carry is present and it will be summed (ci is the carry-in)
4. **Product+ Half Adder**:it makes both the sum and the product between x and y
5. **Product + Full Adder**:same as the block 4 but takes into account the carry in




Figure 1.2. Block types required for the multiplication

The overall scheme of a parallel multiplier is represented in the figure below:




Figure 1.3. Parallel Multiplier Architecture

As is possible to note in the figure, the type 1 block provides all the partial products, the type 4 and 5 blocks are the Half Adders and Full Adders and the final blocks, of 2 and 3 type, represent a sort of ripple carry adder that makes the final sum.

The latter scheme is based on a 4x4 multiplier, but in general the are needed:



* N2 AND port
* N(N-2) Full Adder
* N Half Adder

## **1.3 Matrix Multiplication**


Matrix multiplication is a binary operation that produces a matrix from two matrices. For matrix multiplication, the number of columns in the first matrix must be equal to the number of rows in the second matrix.

The resulting matrix, known as the matrix product, has the number of rows of the first and the number of columns of the second matrix. The product of matrices A and B is denoted as AB.

Formally it can be defined that, given two matrices A ∈ ℤn\*m , B ∈ ℤm\*p



The matrix product P = AB ∈ ℤn\*p is defined as:



Where each element can be calculated as follow:



for *i*=1 to *m* and *j*=1 to *p*.

From this a simple algorithm can be constructed to compute the matrix multiplication, which loops over the indices *i* from 1 to *n* and *j* from 1 to *p*.

## **1.4 Finite Arithmetic sizing**

In order to avoid any finite arithmetic’s error on *q* (number of bits of matrix P elements) are assumed the followed assumption:

First, by definition the interval of all possible representable numbers in 2’s complement with N bits is:



so in the case study the range of the representable number with 4 bits is [ -8 : 7 ].

Knowing the latter, the maximum number (real part) having 4 bits is 64.

The sum of 2 binary numbers on n bits can always be displayed on *n+1* bits, instead the product of two numbers in 2’s complement on *n* bits can always be displayed on *n+n = 2n* bits.

Moreover, doing the matrix multiplication operation it is possible to have the sum of the maximum number *m* times (where *m* is the number of rows of matrix A and columns of matrix B), so it is possible to define the maximum computable number for each cell in this way:



In this case, having matrices 2x3 and 3x4 *m* = 3, so the maximum representable number is 64\*3 = 192.

By definition it is possible to calculate the number of bits needed to represent a number in 2’s complement as follow:



At this point, knowing that the maximum representable number and how to compute the number of bits given a number is possible to conclude that in general the number of *q* bits needed is:



And in this specific case the number of *q bits* to represent an element of matrix P without finite arithmetic’s errors is:



# 2. Matrix Multiplier Implementation

## **2.1 Algorithm**

The algorithm used to compute the matrix multiplication is the following:

1 for i from 1 to n

2 for j from 1 to p

3 for k from 1 to m

4 Pij = Pij + (Aik \* Bkj)

5 end for

6 end for

7 end for

This is a simple algorithm constructed with loops over the indices *i* from 1 through *n* and *j* from 1 through *p*, computing each element of the resulting matrix as follows:

**

this algorithm takes Θ(*nmp*). To simplify it can be assumed that all the matrices are square of size n\*n, so the computation time is Θ(*n*3).

## **2.2 Model Architecture**

The block diagram for the implemented architecture is the following:




Figure 2.1. Matrix Multiplier blocks diagram

Where the green blocks are the input/output registers, the blue block is the logic core (combinatorial circuit) of the matrix multiplier and the matrices (A, B and P) are matrices of bits (type defined).

In the following chapter all the components are explained in detail.

# 3. VHDL Implementation


In the following chapter is presented the VHDL code for all components of the Matrix Multiplier. It is used the VHDL 2008 syntax (that allow to use unconstrained *std\_ulogic\_vector* and *std\_logic\_vector* ).

In Modelsim, to use this language syntax it must be set the option in the “Project Compiler Settings” section.

## **3.1 Bit Matrix type definition**


It is declared a custom type of array called BitMatrix. It is the matrix type used in all modules of the matrix multiplier.

It is chosen to delegate the constraining to the single component in order to make more dynamic the whole structure.

Figure 3.1. BitMatrix definition type


## **3.2 Matrix Register**

The matrix register is a D-FlipFlop extended to hold a matrix of bytes (BitMatrix type). Its VHDL entity is defined as follows:

Figure 3.2.

## **3.3 Matrix Multiplier**

This part is the logic core of the entire module. The matrix multiplier is a combinatorial circuit, below is show the entity definition:

Figure 3.3.

taking into account the *finite arithmetic sizing problem* (chapter 1.4) some considerations are done:


The problem is focused on sizing the matrix P elements (line 21) and the considerations on what implement were two:

1. assign 9 bits to matrix P elements (as the computation in this specific case return)
2. assign “dynamically” to matrix P elements using the VHDL transcription of the bits computation formula (formula 4, chapter 1.4) as is shown below:



After the study, assumed that the second method does not add any advantage, it was decided to follow the first consideration in order to maintain the reliability of the code.

Finally, the combinatorial logic function that implement the matrix multiplication is the following:

Figure 3.5

The implementation of the algorithm described in the chapter 2.1 force the uses of variables.

As commented in the file, the use of **variables** (only inside the process) is due to the fact that having a *for* cycle and knowing that the variables, with respect to signals, instantaneously resolve the assignment and not after the process termination (delta delay rule).

## **3.4 Matrix Multiplier Architecture**

The matrix multiplier architecture is the entire architecture composed by the input matrices, matrix A and matrix B, the output matrix P and by the clock and the reset.

Its entity is shown below:

Figure 3.6.

# 4 Test Plan

The test plan for matrix multiplier was designed to test some different case, so, for this purpose, it was written a python program, called *TB\_generator.py.* This program dynamically generates the *MatrixMultiplier\_tb.vhd* files depending on which case it is decided to simulate.

One of the main goal of the test plan is to test the **finite arithmetic sizing resolution**. So this test is focused on extreme values, i.e. among all the configurations that a matrix can assume it can be considered the worst case when limit values are all placed in a row of the first matrix and in a column of the second matrix.

Doing so it is possbile to reproduce the largest positive values (192) and the largest negative values (-168) and see if the sizing of *q* (number of bits for matrix P elements) is congruent with the study.


Moreover the test plan involves the simulation of a case with **random values** for the matrices A and B and another simulation with **values chosen** by the user.

## **4.1 Python Testbench generator**


As just mentioned, this python program generates the testbench files in order to make different types of simulation.

The program let the user choose between 4 different modes:


1. Assign values to matrices A and B in order to produce the largest positive number
2. Assign values to matrices A and B in order to produce the largest negative number
3. Generate randomly the values for matrices A and B
4. Let the user choose the values for Matrices A and B



One time the mode is chosen the program creates the MatrixMultiplier\_tb.vhd files and shows the binary matrices written inside the *stimulus process*



Moreover, the program computes the real matrix multiplication operation and returns the values into Result.txt file, so it is possible to compare the real values with the values returned by the simulation.



It is also important to point out that the program dynamically read the matrices A and B sizes, so it is possible to use the program to generate testbench files for matrices of any size.

## **4.2 Testbench implementation**

One time the MatrixMultiplier\_tb.vhd file is created it is used to run the simulation in Modelsim.

Below are shown all 4 cases just explained:

**First test:** All elements in first row of A and in first column of B are equal to (−8)10⇔(1000)2 . The result must be (192)10 in Matrix P cell*p0,0* :




Figure 4.1

**Second test:** All elements in first row of A are equal to (−8)10 ⇔ (1000)2 . All elements in first column of B are equal to (7)10 ⇔ (0111)2. The result must be (-168)10 in Matrix P cell*p0,0*:





Figure 4.2

**Third Test:** In this case are used the matrix multiplication results, given by the python program, and are compared gainst the simulations results. Is possible to observe that the results match.






****

Figure 4.3

**Fourth Test:** Same as the third test, the results return the same values for matrix P both in the python program and in the simulation.



Figure 4.4.

# 5. Synthesis and Implementation Logic

Like 2-D rotation matrices, we instantiate matrix dimensions in Vivado to *N* = *M* = *P* = 2. (In order for Vivado to recognize some VHDL-2008 syntactic constructs, there are several ways to run VHDL-2008 files with Vivado. We can go to the Source File Properties window, and set Type: VHDL 2008 from the drop-down of available file types. The Vivado tool then sets that the file type to VHDL-2008. we can also set files to VHDL-2008 with the *set\_property* command in the *Tcl* Console.  
The syntax is as follows: *set\_property FILE\_TYPE {VHDL 2008} [get\_files <file>.vhd]*  
Finally, in the Non-Project or *Tcl* flow, the command for reading in VHDL has VHDL-2008 is  
as follows: *read\_vhdl -vhdl2008 <file>.vhd*  
If we want to read in more than one file, we can either use multiple read\_vhdl commands or multiple files with one command, as follows: *read\_vhdl -vhdl2008 {a.vhd b.vhd c.vhd}*

## **5.1. Register Transfer Level design (RTL)**


This phase results in the following design:

Figure 5.1 RTL Design from Vivado


It's also worth noting how the multiplier's loop-unrolled architecture appears:

Figure 5.2: Inside the MatrixMultiplier




Figure 5.3: Inside the MatrixRegister

## **5.2. Synthesis**

### **5.2.1 Timing Report and critical path**

We can examine the report timing in the following table after adding the constraint clock with a period of

tclk = 125Mhz:

There are no negative slacks, therefore an 8ns clock is definitely sufficient for the resulting design. Furthermore, the worst negative slack is 2.278 ns, indicating that the clock can be quicker than this amount.

Immagine che contiene testo

Descrizione generata automaticamente

Figure 5.4. Timing report from VIVADO

The SLACK is the temporal margin between the stabilization of signal and is

TSLACK = TCLK + TSUP.


We can observe the worst path thanks to Vivado:

Figure 5.5. Worst path from VIVADO




Figure 5.6.Worst path from VIVADO

We can calculate how much quicker we can drive our clock given the slack:



The minimal clock may be found using the same formula. Only slack can be changed since other times are set:

****

Because we are in the limit scenario, the value of slack is zero. If we take the second form out of the first equation, we get:



So, in the end, we get:

**

When we look at the timing report after applying this value, we see that the worst negative slack is equal to zero, which is exactly what we want.

Immagine che contiene testo

Descrizione generata automaticamente

### 

Figure 5.7. Timing report with tclock = 5.722ns

### **5.2.2 Power consumption**


The most recent report is on ***Power consumption***. This is a very preliminary estimate, but it gives you a good understanding of the circuit's power needs.

Figure 5.8.Power consumption report

The average power usage is more than 100mW. Furthermore, the percentage of static power is clearly higher than the percentage of dynamic power. As a result, the switching activity in this circuit might be considered minimal.

### **5.2.3 Device Utilization**


The ***utilization report*** obtained are as follows:

Figure 5.9.Utilization report


## **5.3. Implementation**

Immagine che contiene testo

Descrizione generata automaticamenteVivado will perform the location and route in this step, with some beneficial improvements. In typically, this step is preceded by I/O Planning, in which the FPGA's I/O Physical Ports are linked to the Elaborated Design's I/O Ports. However, the FPGA does not have enough ports to accomplish a 16-bit input and output. As a result, the implementation will be done in Out of Context Mode, which eliminates the need for I/O planning.

Figure 5.10. Implementation Result

Although there are no Errors, there are some cautions. They'll be studied afterwards.



Combinatorial logic + in/out registers

I/O Ports

Figure 5.11. Implemented design from VIVADO

### **5.3.1 Timing Report and Critical Path**

Immagine che contiene testo

Descrizione generata automaticamenteThe following are the times obtained:

Figure 5.12. Timing Report

There are no negative slacks in this example, thus an *8ns* clock time is sufficient. However, the worst negative slack in this instance is far greater than previously. This is because the implementation enables us to acquire a more precise estimate.




The **critical path** that cause this slack is the following:

Figure 5.13. Critical Path for Setup time

### **5.3.2 Device Utilization**

The following is the utilization report:

Figure 5.14.Utilization Report

The number of Look Up Tables and Flip Flops from the synthesis, have remained same.

### **5.3.3 Power Consumption**


The following are the findings in terms of Power Consumption**:**

Figure 5.15Power Report

## **5.4. Warnings**

### **5.4.1** Warnings Analysis


The Implementation’s Warnings are the following:

Figure 5.16. Implementation Warnings

They're all internal Vivado warnings that may be disregarded.

### **5.4.2 Timing Warnings**

There is a warning concerning the lack of a delay limitation. This will determine whether or not our ASIC can fulfil the timing requirements of the external devices to which it is linked. If these timings are not reached, our ASIC will be unable to communicate with the external devices to which it is designed.

Immagine che contiene testo

Descrizione generata automaticamente

Figure 5.17: Timing warning from VIVADO

# 6. Conclusions

We will have a functional matrix multiplier at the conclusion of this project. It might be implemented using more space-efficient methods, such as Strassen's, to reduce the area occupied by combinatorial logic for multiplication and to parallelize combinatorial circuits, shortening the path between in-out registers. This might result in less restrictive clock frequency constraints, enhancing the module's total speed. This is crucial when discussing matrix multiplication since it is commonly used in graphics processors to perform 2-D and 3-D transformations on pictures and models.