

Testing and Fault Tolerance assignment

HW assignment

Luca Dalmasso (s281316)

Alessandro Landra (s284939)

Course: Embedded Systems

Date: 15/01/2022


# Goal of the assignment

The purpose of this project is to design a Logic-BIST for testing a RISCV core trough the adoption of some testing techniques presented during the course and usage of industrial tools.  
The constraints in terms of test coverage, are at least 70% of coverage for the Stuck-At fault model

# Proposed Solution

The solution proposed is based on the Test-per-scan technique, which is a very popular architecture (Figure1) used to test big sequential circuits with random patterns.

Figure1: Block Diagram of the LBIST



The LBIST designed performs a fixed number of test cycles, in particular our target was 70% of stuck-at coverage and after some tests we found a reasonable number of test patterns necessary to archive that coverage: 40000 patterns.

Each test cycle is a procedure that is organized in 2 steps:

1. Scan chain upload: scan chains are loaded with random patterns, during this step the circuit works in scan mode.  
   Duration: #ScanChains \* Tclk
2. Capture: this is a clock period where the circuit works in normal mode so that the circuit reaction is captured in the scan chains.  
   Duration: Tclk


2a. Output compaction: Scan outputs are compacted in a MISR.

During the entire test, the scan chains are fed with random patterns generated by a PRPG that is periodically “reset” with a new seed, this is done in order to produce new random vectors with a new starting point and thus, have a major probability to increase the coverage.

During the entire test, the scan chains are connected to a MISR that is always enabled.  
This means that all the time the MISR will use the outputs for computing the signature, not only after the capture phases.  
We chose to use 64 scan chains, so the MISR is on 64 bit, this guarantees a very low aliasing probability (.

The BIST controller (Figure2) is the unit that controls the test logic during the test phase, it is a very simple 6 state FSM with 3 counters.

Figure2: BIST Controller FSM




The test procedure starts when the Test signal is raised (Test = 1 🡪 TEST\_MODE, Test = 0 🡪 NORMAL\_MODE) the FSM will move to S\_fill state.  
The FSM will alternate Fill (S\_fill), Capture (S\_capture) and Reseed (S\_reseed) phases discussed before.

Fill phase will last for 48 clk cycles (48 is the maximum length of a scan chain) so that all scan cells are correctly fed in parallel with random patterns, after this the processor is ready to do a capture, so the Capture state will be reached (only 1 clk cycle is used here).

The flow, described by the state chart (Figure2), shows Fill and Capture states that are interleaved by an intermediate state (S\_test) that every 101 capture phases, perform a reseeding on the PRPG by moving to the S\_reseed state.

After a certain number of reseeds done, the test phase will move to the S\_go state where the signature produced by the MISR is compared with the golden one.  
This is the last step of the test phase, the GO-NOGO signal will be raised to one for two clock cycles if the circuit is good, only for 1 clock cycle if instead the circuit is faulty.  
In all cases when go\_nogo is raised by the LBIST means that the test procedure ended (All patterns have been produced and compacted in the MISR).

In the following picture (Figure3) is possible to see the end of a test procedure, the go\_nogo is raised to 1 for two clock cycles, the test ended good, the circuit is not faulty, so the firmware can start his execution (fetch\_enable signal is raised).  
  
Figure3: End of test procedure, firmware starts the execution  


## TEST duration

Considering the following configurations (Good for 70+% coverage):

* Fill: 48 Tclk
* Capture: 1 Tclk
* Test: 1 Tclk
* Repeat Fill Capture and Test for 101 times with the same seed: (48 + 1 + 1) \* 101 = 5050 Tclk 🡪 5050 random patterns for each test cycle.
* Reseed
* Repeat for other 11 times (12 seeds in total)

Total overhead: 5050 \* 12 \* Tclk 🡪 Tclk=10 ns 🡪 5050 \* 12 \* 10 = 606 K clock cycles.

## Roughly speaking, the test phase needs at least 0.6 M clock cycles during which 60 K patterns are generated and compacted.

## performed optimizations


1. Scan chains number  
   As introduced before, we decided to use 64 scan chains, this choice is a trade off in terms of Accuracy, Cost and Test duration.  
   This number was selected for 3 reasons:
   1. Low MISR aliasing probability.
   2. Higher number would lead to an higher hardware cost (Bigger PRPG and MISR) without an effective advantage in terms of aliasing (2^(-64) is already a negligible probability).
   3. Lower number would lead to a lower hardware cost but the price to pay is a higher aliasing probability and also a longer test time (less scan chains = longer scan cells into a single chain 🡪 more Tclk used by the Fill phase)
2. Scan In / Out sharing mode

We decided to avoid inserting 64 scan-in and 64 scan-out by sharing them with some PIs and POs, so that the only overhead (in terms of pins) is due to the Scan Enable pin.

1. Test point insertion  
   Due to the fact that the UnitUnderTest (RISCV core) is a random resistant hardware, it is very difficult to archive good coverage only with random patterns.


The estimated coverage with random patterns was only 70.32% (Tmax report), this means that in order to have an higher coverage a huge amount of patterns may be required.  
We decided to take advantage of a very powerful tool offered by Tmax: SpyGlass, that is able to automatically insert Test Points in order to reduce the random resistant faults.  
After the insertion of test points, Tmax analysis showed that the random patterns coverage increased by more than 16%, so theoretically with more patterns the coverage could almost reach 90%.

Figure4: Tmax SpyGlass test point analysis



# Results

* ATPG full sequential results:  
  Stuck-at-fault summary from the ATPG demonstrate a test coverage of 99.92% out of 300000+ stuck at faults, and a fault coverage of 99.52% reached with 2145 patterns

Figure5: ATPG results  
  


* AREA Overhead with DFT:  
  The total area overhead of the Core+DFT+LBIST with respect to the standalone core is: 3.43 %
* Test coverage obtained with 40000 patterns (Figure6) proofs that 70% of coverage can be reached, further fault simulation on all the 60000 patterns generated have not been tried due to huge execution time (more than 3 days).  
  As said before, with test points is possible to reach 85, 86% of coverage but the number of patterns to generate would be too high to be fault\_simulated in a reasonable time with Tmax.

Figure6: Fault simulation results with 40000 out of 60000 patterns (Tmax report)  
