

FPGA-based mix-precision Monte Carlo using high level synthesis tools

EGH490-1 Project Proposal

September 4, 2026

Author:

Luca Lubrano Lavadera

Under the supervision of:

Dr Jasmine Banks

Dr David J. Warne



1 General Objective

The primary objective of this project is to explore how reconfigurable computing can be used to reduce the total power consumption of heterogeneous computing environment, such as data centres. We will develop practical implementations of Monte Carlo algorithms to benchmark against theoretical techniques that have previously been explored in the literature. To do this, we will perform a case study utilising field programmable gate arrays (FPGAs) and high-level synthesis tools to understand the feasibility of adopting and utilising reconfigurable devices as accelerator hardware in these heterogeneous frameworks. add to — should i be talking about mixed-precision methods here?

1.1 Research Questions

1. To what extent can implementations of Monte Carlo on reconfigurable computing hardware improve the power efficiency of algorithms compared to graphical processing units?
2. To what extent can high-level synthesis tools and portable code frameworks be used to reduce the development time of algorithms in heterogeneous computing environments;

2 Key Finding from the Literature

todo after literature is finalised

3 Stakeholders & Resources

intro para

3.1 Stakeholders

When conducting this research we will be considering several different end users who may use or add to the work completed. The first user that we will consider are the potential researchers who will be utilising the algorithms we develop. This is an important consideration as when researchers produce code to run experiments, development time of the code itself is a consideration in their choice of methods. Therefore, we consider the code complexity of the code .

also consider the HPC staff for using the equipment more

3.2 Resources

To be able to complete this project there are several key resources that need to be secured. The most critical of these being access to an FPGA on the QUT high performance computer (HPC). This involves the coordination of appropriate software installation and hardware access permissions with Hamish Macintosh, DevOps Team Lead with HPC.

Item	Description	Cost
AMD U55C FPGA	todo	\$0.00
Intel CPU	todo	\$0.00
NVIDIA GPU	todo	\$0.00
Xilinx Vivado Vitis	todo	TBD

Table 1: todo

4 Project Methodology

4.1 Methods

4.2 Results

5 Deliverables

The expected outcome of this project will be the development and verification of algorithms using high-level synthesis tools for FPGA devices. The main contribution of this work will be benchmarking results and analysis in how FPGAs and reconfigurable computing architectures can be implemented in heterogeneous computing environments to reduce power consumption for compute intensive tasks. This will include a detailed report on the usability of, and development time for complex algorithms using, these HLS tools to better understand the feasibility of adopting FPGAs into scientific computing.

Deliverable	Stakeholder	Due Date
EGH490-1 Project Proposal Draft	Supervisors	21/08/26
FPGA Simulation Example Simulation	Supervisors	04/09/26
EGH490-1 Project Proposal	Supervisors	04/09/26
Preliminary Simulation Findings	Supervisors	11/09/26
Geometric Brownian Motion Simulation	Supervisors	02/10/26
EGH490-1 Progress Report Draft	Supervisors	09/10/26
EGH490-1 Progress Report	Supervisors	23/10/26

Table 2: Deliverable outcomes of EGH490-1

Deliverable	Stakeholder	Due Date
EGH490-1 Project Proposal Draft	Supervisors	21/08/26
FPGA Simulation Example Simulation	Supervisors	04/09/26
EGH490-1 Project Proposal	Supervisors	04/09/26
Preliminary Simulation Findings	Supervisors	11/09/26
Geometric Brownian Motion Simulation	Supervisors	02/10/26
EGH490-1 Progress Report Draft	Supervisors	09/10/26
EGH490-1 Progress Report	Supervisors	23/10/26

Table 3: TODO: Deliverable outcomes of EGH490-2

6 Risks, Requirements & Constraints

6.1 Risks

Since this project has key dependencies that must be met in order to progress, specifically access and functionality of the FPGA on the QUT HPC. If access cannot be gained to this resource or there are issues with the installation of the appropriate software to run HLS tools on the card, implementation of algorithms will be limited. To mitigate this risk, development of the deliverable software will be done in parallel with simulation using the Xilinx Vitis tool-chain which can be used to generate estimated results for the FPGAs performance. Due to the complexity of algorithms being developed using the simulated hardware, the computational bandwidth required is unknown. As such, the QUT HPC will be used for the execution of simulations should it be too intense for a personal computer.

Secondary risks to the project are the compatibility of portable software kernels amongst devices, constrained by the availability of devices on the QUT HPC. A goal of the project is also to investigate the portability of software written in the OpenCL language as a way to reduce development time of algorithms. However, recently AMD have deviated the OpenCL standard to the Heterogeneous-computing Interface for Portability (HIP) framework. To reduce the impact of this on the project, the code base will be written in HIP and benchmarked on AMD compute device to provide comparable to an OpenCL implementation.

6.2 Requirements

todo

6.3 Constraints

todo

6.4 Risk Assessment

7 Quality & Sustainability

7.1 Quality

To ensure that the quality of outcome from this research, we will structure the milestone deliverables such that the codebase and corresponding simulation outputs match existing literature and verified results. This is crucial in ensuring the validity of solutions, as this project aims to work closely with novel implementations of algorithms through the use of compilation pipelines that introduce significant abstraction. This is accompanied by the staged implementation of progressively more complex biological models. By ensuring the validity of algorithms initially on simple models — Geometric Brownian Motion [cite](#) — with well understood analytical behaviour we can ascertain whether the algorithms are performing per their intention.

While validating the mathematical accuracy of models is important in ensuring the statistical usability of the research, the main focus of the work will be to explore the power usage of computation is impacted through the utilisation of reconfigurable hardware. Therefore, a key result that we will be looking to understand is the total power consumption of the device for an allotted amount of calculations. It is important to the outcomes of this research that these results are reflective of the conditions that this equipment will be used, i.e. in data centres. Hence, we will be targeting consumption readings directly from the equipment we use on the HPC. This will be accompanied by hardware simulations in preliminary findings to make initial comments on observed performance.

7.2 Sustainability

Sustainability is a key focus of this project, specifically we are exploring how reconfigurable devices in heterogeneous computing environments can lower the total power consumption for a HPC with equivalent computational performance. While this is the end goal, we are required to do significant testing on the QUT HPC. As such, it is important to consider the short-term impact this has on the environment through via power utilisation. We aim to mitigate this by ensuring all algorithms are validated through simulation testing before being executed on the HPC.

8 Timeline & Deliverables

The project will be split into three main phases, each with key deliverables that will flow on to the final outcome of the project. The first, and most critical, phase of the project will be making the FPGA cluster on the QUT HPC usable to submit interactive jobs. As previously discussed, this presents the most risk to the project and as such this phase will be accompanied with similar work on simulated hardware models. The goal of which being the execution of *Hello World* examples on hardware to develop understanding of the processes required to build more complex algorithms. [talk about when this will be achieved](#)

Following the success of this first phase will be when the main body of work is completed. This will be the creation of both simple and complex simulation algorithms, described in the literature, on the available FPGA card. To mitigate potential risks in the usage of the physical hardware on the HPC, simulation models will first be created. This mitigation is twofold as the creation of FPGA firmware is extremely time intensive, the simulation allows us to experiment with a lower time-cost model before transferring to hardware. Key deliverables in this phase are simulation algorithms written in the AMD

Risk	Likelihood	Consequence	Control type	Control
Musculoskeletal strain/poor posture from prolonged sitting and computer use	Medium	Low	Administrative	Take regular breaks (15 minutes per hour), maintain correct posture, use an adjustable chair and monitor height in line to be in line with eye level with elbows at 90 degrees.
Eye strain and mental fatigue from extended screen exposure	Medium	Low	Administrative	Follow the 20-20-20 rule (every 20 minutes, look at something 20 feet away for 20 seconds), adjust screen brightness/contrast, ensure adequate ambient lighting
Loss of thesis work, code, or data due to hardware failure, corruption, or accidental deletion	Medium	High	Engineering & Administrative	Use git version control with a remote repository, push commits to remote repository daily
Electrical or trip hazard from computer equipment, chargers, and loose cabling	Low	Medium	Engineering	Ensure all equipment is electrical tested where required, route cables away from walkways, keep the desk area tidy and free of clutter
Burnout or stress from extended, isolated independent work under project deadlines	Medium	Medium	Administrative	Set realistic milestones and a project schedule, maintain regular check-ins with supervisors, schedule rest days and enforce reasonable working hours

Table 4: Project risk assessment — should this be an appendix? (probably)

portable language, as well as validity of outcome tests and preliminary efficiency measures. talk about when this will be achieved

To complete the work, the final phase of the project will be an in-depth analysis of the power efficiency of the simulation algorithms on the FPGA, compared to a CPU or GPU. This will be complemented by the specific programming language used, which will allow us to use almost identical code on each device to conduct fair analysis.

Number	Focus	Deliverable	Dependency	Milestone
1	Literature Review	Literature review report	NA	TBD
2	Preliminary FPGA on HPC usage	TBD	NA	TBD
2.1	Vivado Vitis example code	TBD	NA	TBD
2.2		TBD	NA	TBD

Table 5: **TODO: Timeline of deliverable outcomes for EGH490**

9 Management of Project Changes

Sign off

Name	Signature	Date
Luca Lubrano	LL	04/09/2026

A Literature Review

introduction goes here

A.1 Field Programmable Gate Arrays

similar to MXB372, add more electrical engineering / computer science stuff

A.2 Stochastic Simulation

similar to MXB372

A.3 Monte Carlo

similar to MXB372

A.4 Mixed-precision Methods

similar to MXB372