

Doc. No.: TD-LO18-DR-2002	Doc. Title	0. 18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
		Salicide I	O 3.3V ES	SD and	4P	Rev:2.0	1/16	
		Latch-Up	Guideline					

Docum	ent Level:	(For Engineering	ng & Quality Doo	cument/工程暨品质文件专用)							
	1 - Manual	✓ Lev	vel 2 – Procedure/S	SPEC/Report							
Security	y Level:										
☐ Secur	ity 1 - SMIC	C Confidential	✓ Security	2 - SMIC Restricted Security 3 - SMIC Internal							
			Docui	ment Change History							
Doc.	Tech	Effective	Author	Change Description							
Rev.	Dev. Rev.	Date									
TO		2002-10-22	Chin Chang Liao	Initiate							
0.1T	0.1	2003-06-10	JianHua_Ju	Add Technology Develop Revision:0.1							
1.0	1	2004-10-21	Cindy Zhang	Modify ESD rule 2 & 4.							
2.0	1	2004-11-18	Cindy Zhang	a) Modify Doc. title.b) Add HV ESD design rule, page 6.							
3P	2.0	2005-7-29	Cindy Zhang	 Separated HV 5V/40V ESD design rule from original document; please refer to document TD-HV18-DR-2007 for HV 5V/40V ESD design rule. Added the descriptions before ESD rule: a) For NMOS ESD protection device, ESD implant is optional. b) The guideline is for I/O 3.3V ESD circuit design without ESD implant. (in page 5) Added design rule 5, 18 &19: DCP, contact number and via number rules. (in page 5 & 6) Modified Fig. 2 with clear gate connection. Modified some literal descriptions in page 13. Updated ESD imp rule 5 from 0.45um to 0.4um. (in page 12). 							
4P	2.0	2005-10-13	Cindy Zhang	Corrected typing mistake in latch up rule 3 on page 14 (from $S2 \ge 30$ um to $S2 \le 30$ um).							



Doc. No.: TD-LO18-DR-2002	Doc. Title:	0. 18um	Logic 1	P6M Doc.Rev:	Tech Dev	Page	No.:
		Salicide IO	3.3V ESD	and 4P	Rev:2.0	2/16	
		Latch-Up G	uideline				

1. Title:

0.18um Logic 1P6M salicide IO 3.3V ESD and Latch-Up Guideline

2. Purpose:

This guideline is about concepts, issues of practical ESD protection and Latch-Up prevention design and layouts.

3. Scope: All SMIC Fabs.

4. Nomenclature: NA

5. Reference:

- 1) 0.18um Logic 1P6M Salicide 1.8/3.3V Current Density Design Rules (TD-LO18-DR-2006v0.1T)
- 2) 0.18µm Generic IO 3.3V ESD Characterization Report (TD-LO18-99-2006)
- 6. Responsibility: Logic Technology Development Center.
- 7. Content:

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0.	18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salic	eide IO	3.3V E	SD and	4P	Rev:2.0	3/16	
			Late	h-Up G	uideline	:				

SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORPORATION

0. 18um Logic 1P6M Salicide IO 3.3V ESD and Latch-Up Guideline

SMIC Confidential - Do Not Copy

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DR-2002	Doc. Title: 0.	18um Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
	Sali	icide IO 3.3V l	ESD and	4P	Rev:2.0	4/16	
	Late	ch-Up Guidelin	e				

I/O 3.3V ESD Design and Layout Guideline:

- The ESD guideline is to ensure to pass HBM-2KV, and MM-200V spec according to EIA/JEDEC standard and EIA/JESD22 test standard.
- The guideline provides layout structure and dimension for N/P MOS ESD protection device design.
- Silicide block (SAB) at drain side is essential in ESD design.
- For NMOS ESD protection device, ESD implant is optional.
- The guideline is for I/O 3.3V ESD circuit design without ESD implant.
- For 5V tolerant I/O circuits using stack (cascaded) 3.3V I/O device, ESD implant is required.

Rule No.	Description	Layout Rule (Unit in um)
1	Finger-type structure with uniform finger width is suggested for N/P MOS ESD protection design	_
2	Minimum channel width of NMOS and PMOS for I/O buffer and Vdd to Vss protection.(Channel width=Finger width x Finger No.)	360
3	Gate length for protection circuits: Minimum Lg for 3.3V I/O NMOS Minimum Lg for 3.3V I/O PMOS	0.35 0.3
4	Unit finger width of NMOS and PMOS for I/O buffer, and Vdd-to-Vss protection.	20≤ F≤ 60 (Fig.1)
5	Minimum spacing of poly edge to CT edge on drain side (DCP) for NMOS and PMOS.	2.22 (Fig.1)
6	Minimum spacing of poly edge to CT edge on source side (SCP) for NMOS and PMOS.	0.75 (Fig.1)
7	SAB should block at least on drain side of NMOS and PMOS (contact region should be kept silicided.)	Fig. 3
8	Minimum width of SAB on drain side (A) and SAB edge to AA edge (B)	$B \geqslant A \geqslant 2.0$ (Fig. 3)
9	For 3.3V I/O, SAB on the drain side of NMOS region needs to overlap the poly gate by	0.06 (Fig. 3)




Doc. No.:	ГD-LO18-DR-2002	Doc. Title: 0. 18um	•			Page	No.:
		Salicide IC Latch-Up (3.3V ESD and Guideline	4P	Rev:2.0	5/16	
10	ESD protection dappropriate bias.	evices should be surrou	ınded by pick-up	ring with	(F	Fig. 1)	
11		nique is recommended finger-type structure.	for better unifor	mity ESD	I	Fig. 2	
12		S can be added after reter ESD immunity if the				Fig. 2	
13	Minimum value o	f I/O resister R as show	vn in Fig.2	11,	2	00Ω	
14	The suggested de 3.3V I/O NMOS 3.3V I/O PMOS	vice size for secondary	protection are:)/0.35)/0.30	
15		O designed by 3.3V NI ly gate and inactive po	10 01 10			& Fig.5	5
16		O designed by 3.3V NI gates and extend to ov				0.06 Fig. 5)	
17	For 5V tolerant I/	O using stack 3.3V NN	IOS, ESD implar	nt is requir	ed.		
18*		e used as many as poss C current, That is, the hould be				189	
19*	P P 1 P 1 P 1	ed as many as possible C current, That is, the nould be				358	
20	Minimum total w protecting devices	idth of metal lines to co	onnect bonding p	ad and ESI		71=20 Fig. 1)	
21	Minimum metal v	vidth on drain side of E	ESD devices.			(2=4.5) (Fig.1)	
22	Minimum Vss and	d Vdd power ring meta	l width			50	
23	Corners of condu	cting layers in ESD dis	charge paths			45 ^o	
24	All nodes directly ESD dimension re	connecting to ESD distales.	scharge path shou	ald follow			



Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0. 181	ım	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salicide	OI :	3.3V E	SD and	4P	Rev:2.0	6/16	
			Latch-U	Jp Gi	uideline	e				

AA area of edge side of ESD devices or I/O buffers should be Source or Bulk rather than Drain (Fig. 1), to avoid the unwanted parasitic bipolar effect or abnormal discharge path in ESD zapping.

* Calculated from contact/via current density rule. (TD-LO18-DR-2006v0.1T)





Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0. 18t	ım	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salicide	IO	3.3V ES	SD and	4P	Rev:2.0	7/16	
			Latch-U	Jp G	uideline					




Fig.1 ESD Cell Layout Example



Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0.	18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salic	cide IO	3.3V ES	SD and	4P	Rev:2.0	8/16	
			Late	h-Up G	uideline					




Fig. 2 ESD Protection Scheme

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0. 1	18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salic	ide IO	3.3V ES	SD and	4P	Rev:2.0	9/16	
			Latch	n-Up Gi	uideline					




Fig.3 NMOS/PMOS I/O for ESD Protection



Doc. No.: TD-LO18-DR-2002	Doc. Title:	0. 18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
		Salicide I	O 3.3V E	SD and	4P	Rev:2.0	10/16	
		Latch-Up	Guideline					




Fig. 4 5V Tolerant 3.3V I/O ESD protection using stacked NMOS



Doc. No.: TD-LO18-DR-2002	Doc. Title:	0. 18um	Logic	1P6M Doc.l	Rev: Tech Dev	Page	No.:
		Salicide IO	3.3V ESI	D and 4P	Rev:2.0	11/16	
		Latch-Up G	uideline				




Fig.5– Stack (or Cascaded) NMOS for 5V Tolerant 3.3V I/O



Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0. 18	um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salicid	e IO	3.3V E	SD and	4P	Rev:2.0	12/16	
	Latch-Up Guideline									

ESD Implantation Guideline

- ESD implantation layer (P+ type) is for NMOS to further improve ESD performance. It is an optional layer.
- This implantation layer can be drawn as a block and generated from logic operation.

Rule No.	Description	Layout Rule (Unit in um)
ESD.1	Minimum width of an ESD implant region.	0.6
ESD.2	Minimum space between two ESD implant region. Merge if the spec is less than this space	0.6
ESD.3	Minimum space between an ESD implant and SN or SP region in different AA.	0.3
ESD.4	Minimum clearance from an ESD implant region to an SN AA region of different device.	0.6
ESD.5	Minimum clearance from an ESD implant region to a N-channel Poly gate along the direction of poly gate.	0.4
ESD.6	Minimum overlap from an ESD implants edge to an AA region.	0.45
ESD.7	Minimum enclosure of an ESD implant region beyond an ESD implant AA region.	0.25
ESD. 8	ESD implant region is not allowed to overlap with SP.	

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DR-2002	Doc. Title:	0. 18um	Logic	1P6M Doc	.Rev: Tech D	ev Page	No.:
		Salicide IO	3.3V ESI	D and 4P	Rev:2.0	13/16	
		Latch-Up G	uideline				

ESD Implant




Fig. 6



Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0. 1	18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salic	ide IO	3.3V E	SD and	4P	Rev:2.0	14/16	
			Latch	ı-Up Gı	uideline					

0.18um IO 3.3V Latch-Up Prevention Layout Guidelines

Rule No.	Description	Layout Rule
1	A double ring structure should be used to surround the NMOS and PMOS for I/O buffers and ESD devices.	Fig. 7
2.	Minimum space between NMOS and PMOS for I/O buffer and ESD devices.	S1≥ 15um
3.	Maximum space from any point within Source/Drain region to the nearest pickup AA region inside the same well for I/O and internal circuits.	S2≪30um
4.	Between I/O buffer and internal circuits, a double ring structure with NW psudo-collector and p+pickup is necessary.	Fig. 8
5.	Minimum space between I/O buffer and internal circuit region.	S3≥ 50um
6.	Hot AA region connecting to I/O pads should be surrounded by a double ring structure	
7.	NW without direct connection to VDD and with hot AA region within it should be enclosed by a double ring structure	
8.	A double ring structure should be inserted surrounding and between the special devices such as bipolar transistor, diode, resistor, or special circuits such as charge pump, power regulator, high noise or high power circuitry.	
9.	All the guard rings and pickups should be connected to VDD/VSS with tiny series resistance. That is, NW should be tied together with N+AA, and AA should be tied together with contacts and metals of VDD/VSS. Contacts and via's should be used as many as possible.	



Doc. No.: TD-LO18-DR-2002	Doc.	Title:	0.	18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
			Salic	ide IO	3.3V ES	SD and	4P	Rev:2.0	15/16	
	Latch-Up Guideline									




Fig. 7

The information contained herein is the exclusive property of SMIC, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of SMIC.



Doc. No.: TD-LO18-DR-2002	Doc. Ti	itle: 0.	18um	Logic	1P6M	Doc.Rev:	Tech Dev	Page	No.:
		Sal	icide IO	3.3V E	SD and	4P	Rev:2.0	16/16	
		Lat	ch-Up G	uideline					

