# C6.2.70 EOR (shifted register)

Bitwise Exclusive OR (shifted register) performs a bitwise Exclusive OR of a register value and an optionally-shifted register value, and writes the result to the destination register.

31	30	29	28	27	26	25	24	23 22	21	20 16	15	10	9	5	4	0
sf	1	0	0	1	0	1	0	shift	0	Rm	imm6		F	n	R	₹d
	0	oc							N		-					

### 32-bit variant

```
Applies when sf == 0.

EOR <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
```

### 64-bit variant

```
Applies when sf == 1.

EOR <Xd>, <Xn>, <Xm>, <xmit #<amount>}
```

## Decode for all variants of this encoding

"imm6" field,

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer datasize = if sf == '1' then 64 else 32;
if sf == '0' && imm6<5> == '1' then ReservedValue();
ShiftType shift_type = DecodeShift(shift);
integer shift_amount = UInt(imm6);
```

## Assembler symbols

<wd></wd>	Is the 32-b	it name of the general-purpose destination register, encoded in the "Rd" field.
<wn></wn>	Is the 32-b	oit name of the first general-purpose source register, encoded in the "Rn" field.
<wm></wm>	Is the 32-b	it name of the second general-purpose source register, encoded in the "Rm" field.
<xd></xd>	Is the 64-b	it name of the general-purpose destination register, encoded in the "Rd" field.
<xn></xn>	Is the 64-b	oit name of the first general-purpose source register, encoded in the "Rn" field.
<xm></xm>	Is the 64-b	it name of the second general-purpose source register, encoded in the "Rm" field.
<shift></shift>		onal shift to be applied to the final source, defaulting to LSL and encoded in the "shift"
	neiu. It ca	n have the following values:
	LSL	when shift = 00
	LSL	when shift = 00
	LSL LSR	when shift = 00 when shift = 01

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the

# Operation

```
bits(datasize) operand1 = X[n];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount);
result = operand1 EOR operand2;
X[d] = result;
```