

C6.2.49 CMP (extended register)

Compare (extended register) subtracts a sign or zero-extended register value, followed by an optional left shift amount, from a register value. The argument that is extended from the <Rm> register can be a byte, halfword, word, or doubleword. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the [SUBS \(extended register\)](#) instruction. This means that:

- The encodings in this description are named to match the encodings of [SUBS \(extended register\)](#).
- The description of [SUBS \(extended register\)](#) gives the operational pseudocode for this instruction.

31	30	29	28	27	26	25	24	23	22	21	20	16	15	13	12	10	9	5	4	0
sf	1	1	0	1	0	1	1	0	0	1	Rm	option	imm3	Rn	1	1	1	1	1	1
op S											Rd									

32-bit variant

Applies when sf == 0.

CMP <Wn|WSP>, <Wm>{, <extend> {#<amount>}}

is equivalent to

SUBS WZR, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}

and is always the preferred disassembly.

64-bit variant

Applies when sf == 1.

CMP <Xn|SP>, <R><m>{, <extend> {#<amount>}}

is equivalent to

SUBS XZR, <Xn|SP>, <R><m>{, <extend> {#<amount>}}

and is always the preferred disassembly.

Assembler symbols

<Wn WSP>	Is the 32-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
<Wm>	Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
<Xn SP>	Is the 64-bit name of the first source general-purpose register or stack pointer, encoded in the "Rn" field.
<R>	Is a width specifier, encoded in the "option" field. It can have the following values: <ul style="list-style-type: none"> W when option = 00x W when option = 010 X when option = x11 W when option = 10x W when option = 110
<m>	Is the number [0-30] of the second general-purpose source register or the name ZR (31), encoded in the "Rm" field.

<extend>	<p>For the 32-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:</p> <p>UXTB when option = 000</p> <p>UXTH when option = 001</p> <p>LSL UXTW when option = 010</p> <p>UXTX when option = 011</p> <p>SXTB when option = 100</p> <p>SXTH when option = 101</p> <p>SXTW when option = 110</p> <p>SXTX when option = 111</p> <p>If "Rn" is '1111' (WSP) and "option" is '010' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTW when "option" is '010'.</p> <p>For the 64-bit variant: is the extension to be applied to the second source operand, encoded in the "option" field. It can have the following values:</p> <p>UXTB when option = 000</p> <p>UXTH when option = 001</p> <p>UXTW when option = 010</p> <p>LSL UXTX when option = 011</p> <p>SXTB when option = 100</p> <p>SXTH when option = 101</p> <p>SXTW when option = 110</p> <p>SXTX when option = 111</p> <p>If "Rn" is '1111' (SP) and "option" is '011' then LSL is preferred, but may be omitted when "imm3" is '000'. In all other cases <extend> is required and must be UXTX when "option" is '011'.</p>
<amount>	<p>Is the left shift amount to be applied after extension in the range 0 to 4, defaulting to 0, encoded in the "imm3" field. It must be absent when <extend> is absent, is required when <extend> is LSL, and is optional when <extend> is present but not LSL.</p>

Operation

The description of [SUBS \(extended register\)](#) gives the operational pseudocode for this instruction.

C6.2.50 CMP (immediate)

Compare (immediate) subtracts an optionally-shifted immediate value from a register value. It updates the condition flags based on the result, and discards the result.

This instruction is an alias of the [SUBS \(immediate\)](#) instruction. This means that:

- The encodings in this description are named to match the encodings of [SUBS \(immediate\)](#).
- The description of [SUBS \(immediate\)](#) gives the operational pseudocode for this instruction.

31	30	29	28	27	26	25	24	23	22	21					10	9			5	4			0
sf	1	1	1	0	0	0	1	shift	imm12						Rn				1	1	1	1	1
op S								Rd															

32-bit variant

Applies when `sf == 0`.

CMP <Wn|WSP>, #<imm>{, <shift>}

is equivalent to

SUBS WZR, <Wn|WSP>, #<imm> {, <shift>}

and is always the preferred disassembly.

64-bit variant

Applies when `sf == 1`.

CMP <Xn|SP>, #<imm>{, <shift>}

is equivalent to

SUBS XZR, <Xn|SP>, #<imm> {, <shift>}

and is always the preferred disassembly.

Assembler symbols

<Wn|WSP> Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

<Xn|SP> Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.

<imm> Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.

<shift> Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in the "shift" field. It can have the following values:

LSL #0 when shift = 00

LSL #12 when shift = 01

The encoding shift = 1x is reserved.

Operation

The description of [SUBS \(immediate\)](#) gives the operational pseudocode for this instruction.