

Page	Index
1	COVER SHEET
2	SYSTEM SETTINGS
3	POWER DELIVERY
4	POWER SEQUENCE
5	SOC_DDR
6	SOC_DISPLAY
7	SOC_SATA_PCIE_USB
8	SOC_LPC_SPI_EMMC_SD
9	SOC_SMBUS_GPIO
10	SOC_CLK_PCU_RTC
11	SOC_POWER I
12	SOC_POWER II
13	SOC_GND
14	DDR3L_SODIMM
15	CRT
16	EDP
17	LVDS I
18	LVDS II
19	LAN RTL8111E I
20	LAN RTL8111E II
21	MINI CARD I / MICRO SIM SOCK
22	SATA_MINI CARD II / mSATA
23	USB3.0 PORT
24	USB2.0 PORT
25	SUPERIO_FINTEK 81866 I
26	SUPERIO_FINTEK 81866 II
27	SPI BIOS/LPC/CMOS/I2S
28	HWMONITOR/FAN/DIO
29	COM1 - COM6
30	HD AUDIO ALC892 + AMP
31	PMIC_TPS650941_I
32	PMIC_TPS650941_II
33	POWER_VREGS_V3.3A
34	POWER_V12A
35	STANDBY POWER
36	SYSTEM POWER
37	POWER INPUT,MISC
38	USB HUB
39	COM7 - COM12
40	HISTORY









Project Number :
Production Line : Sub.ESB.AASM

Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PULL	BOARDIO_B0
GPIO 1	1.8V	20K PULL	BOARDIO_B1
GPIO 2	1.8V	20K PULL	BOARDIO_B2
GPIO 3	1.8V	20K PULL	BOARDIO_B3
GPIO 4	1.8V	20K PULL	LVDS_B0IO
GPIO 5	1.8V	20K PULL	LVDS_B0B1
GPIO 6	1.8V	20K PULL	LVDS_B0B2
GPIO 7	1.8V	20K PULL	LVDS_B0B3
GPIO 8	1.8V	20K PULL	
GPIO 9	1.8V	20K PULL	
GPIO 10	1.8V	20K PULL	
GPIO 11	1.8V	20K PULL	
GPIO 12	1.8V	20K PULL	
GPIO 13	1.8V	20K PULL	GPIO_FABE
GPIO 14	1.8V	20K PULL	WAKE_IRQ
GPIO 15	1.8V	20K PULL	
GPIO 16	1.8V	20K PULL	
GPIO 17	1.8V	20K PULL	
GPIO 18	1.8V	20K PULL	
GPIO 19	1.8V	20K PULL	
GPIO 20	1.8V	20K PULL	
GPIO 21	1.8V	20K PULL	
GPIO 22	1.8V	20K PULL	SATA GPIO
GPIO 23	1.8V	20K PULL	SATA GPIO
GPIO 24	1.8V	20K PULL	SATA_DEVSLP[0]
GPIO 25	1.8V	20K PULL	SATA_DEVSLP[1]
GPIO 26	1.2V	20K PULLUP	SATA_LED_N
GPIO 27	1.8V	20K PULL	
GPIO 28	1.8V	20K PULL	
GPIO 29	1.8V	20K PULL	
GPIO 30	1.8V	20K PULL	
GPIO 31	1.8V	20K PULL	
GPIO 32	1.8V	20K PULL	
GPIO 33	1.8V	20K PULL	PMIC_IRQ
GPIO 34	1.8V	20K PULL	
GPIO 35	1.8V	20K PULL	
GPIO 36	1.8V	20K PULL	
GPIO 37	1.8V	20K PULLUP	

Name	Tolerance	Power Well	Default	Function
GPIC000	5V	V1.583V	Native	ERP CTRL#0
GPIC001	5V	V1.583V	Native	ERP CTRL#1
GPIC002	5V	Native	PM1_SUS_WA#EN	PM1_SUS_WA#EN
GPIC003	5V	V1.583V	Native	PM1_SUS_Ack#
GPIC004	5V	V1.583V	Native	PM1_SUS#
GPIC005	5V	V1.583V	Native	LAN2_DISABLE#
GPIC006	5V	V1.583V	Native	LAN2_DISABLE#
GPIC007	5V	V1.583V	Native	W_DISABLE#0
GPIC010	5V	V1.583V	Native	W_DISABLE#1
GPIC011	5V	V1.583V	Native	SWIRE
GPIC012	5V	V1.583V	Native	SWIRE_EN
GPIC013	5V	V1.583V	Native	ADT AT TRAP
GPIC014	5V	V1.583V	Native	WDT RST#
GPIC015	5V	V1.583V	Native	WDT RST#
GPIC016	5V	V1.583V	Native	GPIO
GPIC017	5V	V1.583V	Native	SIO PECIAL
GPIC020	5V	V1.583V	Native	EXTA_PCIE_SEL
GPIC021	5V	V1.583V	Native	ATA_PIO
GPIC022	5V	V1.583V	Native	EXT_PWRBTN#
GPIC023	5V	V1.583V	Native	PM_PWRBTN#
GPIC024	5V	V1.583V	Native	PM_SLP_SUS
GPIC025	5V	V1.583V	Native	PSON
GPIC026	5V	VBAT	Native	KICK
GPIC027	5V	VBAT	Native	SIO_RSMRST#
GPIC030	5V	3.00V	Native	DCP3#
GPIC031	3.00V	3.00V	Native	R3C#
GPIC032	5V	3.00V	Native	CT3#
GPIC033	3.00V	3.00V	Native	CT3#
GPIC034	5V	3.00V	Native	RT3#
GPIC035	5V	3.00V	Native	DSR3#
GPIC036	3.00V	3.00V	Native	T3#
GPIC037	5V	3.00V	Native	R3X#
GPIC040	5V	3.00V	Native	DCM4#
GPIC041	5V	3.00V	Native	R4#
GPIC042	5V	3.00V	Native	C15#
GPIC043	3.00V	3.00V	Native	D17#
GPIC044	5V	3.00V	Native	RT5#
GPIC045	5V	3.00V	Native	DSR#
GPIC046	5V	Native	Native	T4#
GPIC047	5V	3.00V	Native	R4#
GPIC050	3.00V	3.00V	Native	COM23_IN
GPIC051	5V	3.00V	Native	81438_SD
GPIC052	5V	3.00V	Native	SEL_GOMA_M00
GPIC053	5V	3.00V	Native	SEL_GOMA_M01
GPIC054	5V	3.00V	Native	COMP2_SLEW
GPIC055	3.00V	3.00V	Native	SEL_GOMA_M00
GPIC056	5V	3.00V	Native	SEL_GOMA_M01
GPIC057	5V	3.00V	Native	COM4_SLEW
GPIC058	5V	3.00V	Native	LV03#
GPIC059	5V	3.00V	Native	LV01#
GPIC061	5V	3.00V	Native	LV02#_EN
GPIC063	5V	3.00V	Native	LV02#_P0W
GPIC064	5V	3.00V	Native	CHP1_P0W1
GPIC065	5V	V1.583V	Native	CHP1_P0W1
GPIC066	5V	VBAT	Native	DPPWRK0
GPIC067	5V	V1.583V	Native	PM_SLP_SUS#
GPIC070	5V	3.00V	Native	PE
GPIC071	5V	3.00V	Native	PE
GPIC072	3.00V	3.00V	Native	ACM#
GPIC073	5V	3.00V	Native	SLEW#
GPIC074	5V	3.00V	Native	FN#
GPIC075	5V	3.00V	Native	ERR#
GPIC076	5V	3.00V	Native	AFD#
GPIC077	3.00V	Native	Native	STB#
GPIC080	5V	3.00V	Native	P00_D10_0
GPIC081	5V	3.00V	Native	P01_D10_0
GPIC082	5V	3.00V	Native	P02_D10_0
GPIC083	5V	3.00V	Native	P03_D10_0
GPIC084	5V	3.00V	Native	P04_D10_0
GPIC085	5V	3.00V	Native	P05_D10_0
GPIC086	5V	3.00V	Native	P06_D10_0
GPIC087	5V	3.00V	Native	P07_D10_0

[illegible]

Device	Address
SODIMMA	A0h
LCD Backlight Controller	5Ch
LCD Backlight Controller	2Eh
CMOS Backup EEPROM	AEh
GPIO IC	6Eh
PTN3460 Slave	C0h
PTN3460 Slave	40h


	Layer 1 : Component
	Layer 2 : GND
	Layer 3 : Signal
	Layer 4 : Signal
	Layer 5 : POWER
	Layer 6 : Signal
	Layer 7 : GND
	Layer 8 : Solder




ID	Title
1	Title 1
2	Title 2
3	Title 3
4	Title 4
5	Title 5
6	Title 6
7	Title 7
8	Title 8
9	Title 9
10	Title 10
11	Title 11
12	Title 12
13	Title 13
14	Title 14
15	Title 15
16	Title 16
17	Title 17
18	Title 18
19	Title 19
20	Title 20
21	Title 21
22	Title 22
23	Title 23
24	Title 24
25	Title 25
26	Title 26
27	Title 27
28	Title 28
29	Title 29
30	Title 30
31	Title 31
32	Title 32
33	Title 33
34	Title 34
35	Title 35
36	Title 36
37	Title 37
38	Title 38
39	Title 39
40	Title 40
41	Title 41
42	Title 42
43	Title 43
44	Title 44
45	Title 45
46	Title 46
47	Title 47
48	Title 48
49	Title 49
50	Title 50
51	Title 51
52	Title 52
53	Title 53
54	Title 54
55	Title 55
56	Title 56
57	Title 57
58	Title 58
59	Title 59
60	Title 60
61	Title 61
62	Title 62

System Settings

Size Custom	Document Number GENE-APL7	Rev. A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 2 of 40



Title		
Power Delivery		
Size	Document Number	Rev.
Custom	GENE-APL7	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 3 of 40


[illegible]


ERP Mode


F81866 Function


Power Sequence


Title		Rev
Power Sequence		A1.0_0_1
Size	Document Number	Rev
Custom	GENE-APL7	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 4 of 40


























JP1(1-2) 200-72-PBGYGB		
CMOS Control Selection(RTC_RST#)		
1-2	Save CMOS	Default
2-3	Clear CMOS	









The schematic diagram illustrates the electrical connections for a DDR3L SODIMM slot. It features two DIMM modules, DIMM A and DIMM B, connected to a central bus. The bus is labeled "DDR3-SODIMM(1/2)". The diagram shows the following components and connections:


- Power Planes:** +VDDQ, +VDDQ_VTT, and +V3.3S.
- Resistors:** R118, R112, R191, R203, R130, R121, R320, R321, R322, R323, R324, R325, R326, R327, R328, R329, R330, R331, R332, R333, R334, R335, R336, R337, R338, R339, R340, R341, R342, R343, R344, R345, R346, R347, R348, R349, R350, R351, R352, R353, R354, R355, R356, R357, R358, R359, R360, R361, R362, R363, R364, R365, R366, R367, R368, R369, R370, R371, R372, R373, R374, R375, R376, R377, R378, R379, R380, R381, R382, R383, R384, R385, R386, R387, R388, R389, R390, R391, R392, R393, R394, R395, R396, R397, R398, R399, R400, R401, R402, R403, R404, R405, R406, R407, R408, R409, R410, R411, R412, R413, R414, R415, R416, R417, R418, R419, R420, R421, R422, R423, R424, R425, R426, R427, R428, R429, R430, R431, R432, R433, R434, R435, R436, R437, R438, R439, R440, R441, R442, R443, R444, R445, R446, R447, R448, R449, R450, R451, R452, R453, R454, R455, R456, R457, R458, R459, R460, R461, R462, R463, R464, R465, R466, R467, R468, R469, R470, R471, R472, R473, R474, R475, R476, R477, R478, R479, R480, R481, R482, R483, R484, R485, R486, R487, R488, R489, R490, R491, R492, R493, R494, R495, R496, R497, R498, R499, R500, R501, R502, R503, R504, R505, R506, R507, R508, R509, R510, R511, R512, R513, R514, R515, R516, R517, R518, R519, R520, R521, R522, R523, R524, R525, R526, R527, R528, R529, R530, R531, R532, R533, R534, R535, R536, R537, R538, R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000, R1001, R1002, R1003, R1004, R1005, R1006, R1007, R1008, R1009, R1010, R1011, R1012, R1013, R1014, R1015, R1016, R1017, R1018, R1019, R1020, R1021, R1022, R1023, R1024, R1025, R1026, R1027, R1028, R1029, R1030, R1031, R1032, R1033, R1034, R1035, R1036, R1037, R1038, R1039, R1040, R1041, R1042, R1043, R1044, R1045, R1046, R1047, R1048, R1049, R1050, R1051, R1052, R1053, R1054, R1055, R1056, R1057, R1058, R1059, R1060, R1061, R1062, R1063, R1064, R1065, R1066, R1067, R1068, R1069, R1070, R1071, R1072, R1073, R1074, R1075, R1076, R1077, R1078, R1079, R1080, R1081, R1082, R1083, R1084, R1085, R



CRT








I2C Slave Address	
DEV_CFG	Float : I2C Address = 0xC0h Low : I2C Address = 0x40h

CFG1	HIGH	Dual LVDS Bus
	LOW	Single LVDS Bus
CFG2	HIGH	JEIDA or VESA Format (18 bpp)
	LOW	JEIDA Format (24 bpp)
CFG3	HIGH	LVDS CLK Frequency 0.5%
	LOW	LVDS CLK Frequency 0%
CFG4	HIGH	LVDS Output Swing 400mV
	LOW	LVDS Output Swing 300mV




JP5(4-6)
2P51001-4P35-01G-R

LVDS2 Power Selection	
2-4	+5V
4-6	+3.3V
	Default

JP5(8-9)
2P51001-4P35-01G-R


LVDS2 BKLTL Power Selection	
1-3	+12V
3-5	+5V
	Default


LVDS2 BKLTL Control Selection	
1-2	VR Mode
2-3	PWM Mode
	Default




<Core Design>

Title	
Size	Custom
Document Number	GENE-APL7
Date	Friday, March 17, 2017
Rev	A1.0_0_1
Sheet	18 of 40






SATA 3.0
















mSATA or Mini-Card



<Core Design>		Title	
AMEON an ASUS ASSOC. CO.		SATA, mSATA/MINI CARD	
Size	Custom	Document Number	GENE0-APL7
Date:	Friday, March 17, 2017	Rev:	A1.0_0_1
Sheet:	22	of	40

USB3.0 x 2 + USB2.0 x 2




<Core Design>



Title		
USB3.0 PORT		
Size	Document Number	Rev
Custom	GENE-APL7	A1.0_0_1
Date: Friday, March 17, 2017	Sheet: 23 of 40	


USB2.0 x 6




<Core Design>





Title		
USB2.0 PORT		
Size	Document Number	Rev
Custom	GENE-AP17	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 24 of 40





SPI BIOS


8 pin : 1651900860 (TF)IC.SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0
14S6206403 (TF)IC.64 Mbit SPI Flash.SOIC-8P 208mil.SMD.Winbond.W25Q64FVSSIG





CMOS Backup

N/A

I2S Connector




LPC Connector




PS/2 Keyboard/Mouse

N/A


Voltage Monitor




DIO



CPU FAN









an ASUS ASSOC. CO.

Title KB,MS,LPT,HW Monitor,FAN		
Size Custom	Document Number GENE-AP17	Rev A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 28 of 40


COM5









COM2



COM3



COM6



1-3	+12V	
3-5	Ring	Default
5-7	+5V	

1-3	+12V	
3-5	Ring	Default
5-7	+5V	


COM2 Pin9 Function Selection		
1-2	+12V	
3-4	Ring	Default
5-6	+5V	


COM1 Pin9 Function Selection		
1-3	+12V	
3-5	Ring	Default
5-7	+5V	

Maximum Slew rate control		
SLEW	RS-232	RS-485/RS-422
0	1Mbps	10Mbps
1	250Kbps	250Kbps

Pin Mapping			
	RS-232	RS-485	RS-422
R1_IN	DSR		
T1_OUT	RTS		
T2_OUT	TX		RS422_RX+ (A)
T3_OUT	DTR		RS422_RX- (B)
R2_IN	CTS		
R3_IN	RI		
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)

Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE






<Core Design>		Title	
MEON an ISUS ASSOC. CO.		PMIC : TPS650941 II	
Size	Custom	Document Number	GENE-APL7
Date:	Friday, March 17, 2017	Rev:	A1.0 0_1
Sheet: 32 of 40			

+VREG5

+V3.3A



5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

A1.0 Remove

<Core Design>



Title		
POWER +V12A		
Size	Document Number	Rev:
Custom	GENE-APL7	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 34 of 40


5VDAUL Switch Circuit

A1.0 Remove

Powering ERP well of SIO


A1.0 Remove

<Core Design>



an ASUS ASSOC. CO.

Title		
Standby Power		
Size	Document Number	Rev:
Custom	GENE-APL7	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 35 of 40




<Core Design>




Title		
System Power		
Size	Document Number	Rev.
Custom	GENE-APL7	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 36 of 40


Power Input




Front Panel





Wake On Modem




Reset Circuit




Discharge Circuit



LED




Mounting Holes



Heat Sink



Speaker





<Core Design

Title		Rev
Power Input_Misc		A1.0_0_1
Size	Document Number	Rev
Custom	GEN-APL7	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 37 of 48

USB HUB


USB MAP



HISTORY

Item	Date	Revision	Page	Modification List	Reason
1	2016/09/12	A0.1		First Release	Release and follow GENE-APL5 A0.2 modify lists.
1	2016/12/13	A1.0	06	DDI1_TXP_1_L, DDI1_TXN_1_L, DDI1_TXP_0_L, DDI1_TXN_0_L DSN modifications	R&D Internal modifications
			09	GPIO_PWRBTN# DSN modifications	R&D Internal modifications (APL team suggest)
			09	Add Q43A, R723 for SMB_ALERT#_3P3	R&D Internal modifications (ECD expert suggest)
			10	D5, D8, D9 change the part number to 1301793040	R&D Internal modifications
			16	eDP PNL1_BKLTEN_3P3, PNL1_BKLCTL_3P3 level shifter Q62, Q63	R&D Internal modifications
			18	C33, C38 for DDI1_AUXN and DDI1_AUXP	R&D Internal modifications
			18	R430 for DDI1_HPD	R&D Internal modifications
			21	Add CN18 for uSIM	R&D Internal modifications
			21	Add R720 for PCIE_CLKRQ2#_MPCIE	R&D Internal modifications
			22	Add R719 for PCIE_CLKRQ3#_MPCIE	R&D Internal modifications
			25	U14 PIN 5VSB modifications to +VSA	R&D Internal modifications
			26	U13 PIN 5VSB modifications to +VSA	R&D Internal modifications
			27	CN17 add SMB_ALERT#_3P3, SMB_DATA_3P3, SMB_CLK_3P3	R&D Internal modifications
			29	CN41 modifications to pin define	R&D Internal modifications
			29	Add Q61 for S1438_SD pin	R&D Internal modifications
			29	R271 modifications to PCH_PWROK	R&D Internal modifications
			30	Add R733 and LIN_R	R&D Internal modifications
			31	Change R209 from 5.6K to 8.2Kohm(1050508224) for OCP adjust.	Power Team
			31	Change R497 from 10.2K to 18.2Kohm(105A518223) for OCP adjust.	Power Team
			31	L6, L7, L8 change to 121110477B	R&D Internal modifications(Cost)
			31	L4 change to 121110477A	R&D Internal modifications(Cost)
			32	R12 change to 0ohm(105A700004) for Dead time adjust.	Power Team
			33	R395, R399 change to 150K and 20K for Vout adjust.	Power Team
			37	TC1 chanhe to 1181610196	R&D Internal modifications
			39	R234 change to netname to PCH_PWROK	R&D Internal modifications

<Core Design>



Revision History		
Title	Revision History	
Size	Document Number	Rev:
Custom	GENE-APL7	A1.0_0_1
Date: Friday, March 17, 2017		Sheet: 40 of 40