


Block diagram



49	PWR_+V1P8A_PROC/+V1P8A_PCH
50	PWR+V1P05A_PROC/+V1P05A
51	STANDBY POWER+RSMRST
52	BOOT SEQUENCE
53	PWR_+V12S/ +V5S/ +V3P3S
54	POWER INPUT,MISC
55	Revision History

Page	Index
1	Cover Sheet
2	SYSTEM SETTING
3	Power Sequence
4	Power Delivery tree
5	PROCESSOR 1_DMI/PEG
6	PROCESSOR 2_DDI/EDP
7	PROCESSOR 3_DDR5
8	PROCESSOR 4_CLK/CFG/RSVD
9	PROCESSOR 5_POWER1
10	PROCESSOR 6_POWER2
11	PROCESSOR 7-VSS
12	DDR5_SODIMMA
13	DDR5_SODIMMB
14	PCH1_CLK
15	PCH2_DMI
16	PCH3_PCIE/SATA
17	PCH4_USB3.2/USB2
18	PCH5_I2C/SMLINK/UART/SMB
19	PCH6_CNVI/GSPI/SNDW/HDA
20	PCH7_SPI/JTAG/MISC/ESPI
21	PCH8_POWER
22	PCH9_VSS
23	LAN1_INTEL i219
24	LAN2_I225LM
25	SPI_TPM
26	PCIe X 4 FPC
27	DDIC/D to DP1/2
28	HDMI2.0
29	eDP to LVDS/eDP
30	M.2(Key M)
31	M.2(Key E)
32	M.2(Key B)
33	SUPERIO_FINTEK 81966
34	BIOS/ LPC/ HW Monitor
35	COM1~COM4
36	USB3.2/ USB2.0
37	TYPE C
38	SATA/DIO/FAN
39	Audio
40	PCIe X8
41	PWR_IMVP9.1
42	PWR_+VCCCORE_Phase1/2
43	PWR_+VCCCORE_Phase3/4/5
44	PWR_+VCCGT
45	PWR_+VCCIN_AUX
46	PWR_+VREG5,+V3.3A
47	PWR_+VDDQ
48	PWR_+V0P82A

<Variant Name>

AAEON Technology INC.			
Title		Cover Sheet	
Size	Document Number	Rev	
Custom	EPIC-ADS7	A0.2_0_0	
Date:	Thursday, January 20, 2022	Sheet	1 of 57

PCH


Group	GPIO Name	Power Rail	Default	GPIO Fun	External PU/PD
A	GPP_A0	+V1P8A	PU	ESPI_IO_0	
	GPP_A1			ESPI_IO_1	
	GPP_A2			ESPI_IO_2	
	GPP_A3			ESPI_IO_3	
	GPP_A4			ESPI_CS0#	
	GPP_A5			ESPI_CLK	
B	GPP_B2	+V3P3A	PU	ESPI_RESET#	
	GPP_B5			YRALERT#	PU_10K
	GPP_B13			SN_EXIT_HOLDOFF#	PU_10K
	GPP_B14			PLTRST#	
	GPP_B18			SPKR	
	GPP_B23			PMCALERT#	PU_10K
C	GPP_C0	+V3P3A	PU	SML1ALERTB	PU_150K
	GPP_C1			SMB_CLK	PU_1K
	GPP_C2			SMB_DATA	PU_1K
	GPP_C3			SMBALERT#	PU_4.7K
	GPP_C4			I2C2_SDA	PU_1K
	GPP_C5			I2C2_SCL	PU_1K
	GPP_C6			SML0ALERT#	PU_150K
	GPP_C7			I2C3_SDA	PU_47K
	GPP_C16			I2C3_SCL	PU_47K
	GPP_C17			I2C0_SDA	PU_1K
	GPP_C18			I2C0_SCL	PU_1K
	GPP_C19			I2C1_SDA	PU_1K

D	GPP_D0	+V3P3A	PD	PCIE_CB_CLKREQ0#	PD_10K
	GPP_D1		PD	PCIE_CLKREQ1#	PD_10K
	GPP_D2		PD	PCIE_CLKREQ2#	PD_10K
	GPP_D4		PU	SML1_CLK	PU_1K
	GPP_D5		PD	SNV_RF_RESET#	PD_100K
	GPP_D9		PU	CMV0_CLK	PU_2.2K
E	GPP_D10	+V3P3A	PU	SML0_DATA	PU_2.2K
	GPP_D11		PD	PCIE_LAN1_CLKREQ#	PD_10K
	GPP_D12		PD	PCIE_LAN2_CLKREQ#	PD_10K
	GPP_D13		PD	PCIE_CLKREQ6#	PD_10K
	GPP_D14		PD	PCIE_CLKREQ7#	PD_10K
	GPP_D15		PU	SML1_DATA	PU_1K
F	GPP_E0	+V3P3S	PU	SATAGP0	PU_10K
	GPP_E1			SATAGP1	PU_10K
	GPP_E8			SATALED#	PU_10K
	GPP_E9			USB2_OC0#	
	GPP_E10			USB2_OC1#	PU_1K
	GPP_E11			USB2_OC2#	
G	GPP_F15	+V3P3S	PU	USB2_OC3#	
	GPP_F17			H_SKT0CC_N	
	GPP_F19			TPM_PIRQ#	
	GPP_F20			EDP_VDD_EN	
	GPP_F21			EDP_BKLT_EN	
	GPP_F22			EDP_BKLT_CTRL	
H	GPP_F22	+V3P3A	PU	USBC_PSON_OVERRIDE#	PU_10K
	GPP_F23			CODEC_INT#	PU_10K

G	GPP_G1	+V3P3A	PU	PLTRST_I224#	
	GPP_G2			DNX_FORCE_RELOAD	
	GPP_G5			SLP_DRAM#	
	GPP_H0			PU	GPP_H_0_SRCCLKREQB_18
	GPP_H1			PU	GPP_H1
	GPP_H2			PD	PCIE_CB_CLKREQ0#
H	GPP_H3	+V3P3A	PD	PCIE_BMC_CLKREQ0#	PD_10K
	GPP_H10			PU	SML2CLK
	GPP_H11			PU	SML2DATA
	GPP_H12			PD	SML2ALERT#
	GPP_H13			PU	SML3CLK
	GPP_H14			PU	SML3DATA
	GPP_H15	+V3P3A	PU	SML3ALERT#	PU_100K
	GPP_H16			PU	SML4CLK
	GPP_H17			PU	SML4DATA
	GPP_H18			PD	SML4ALERT#
	GPP_H19			PU	ISH_I2C0_SDA
	GPP_H20			PU	SMI#
	GPP_H21	+V3P3S	PU	ISH_I2C0_SCL	PU_1K
	GPP_H22			PU	SCI#
	GPP_H23			EC_KBRST#	PU_10K

I	GPP_I2	+V3P3A	PU	EXT_PWR_GATE#	PU_100K
	GPP_I3			DDI0_HPD	PU_1M
	GPP_I4			DDI0_HPD	PU_1M
	GPP_I5			DDI0_HPD	PU_1M
	GPP_I11			USB2_OC4#	
	GPP_I12			USB2_OC5#	PU_10K
J	GPP_I13	+V3P3A	PU	USB2_OC6#	
	GPP_I14			USB2_OC7#	
	GPP_I18			GPIO_MOSI	
	GPP_I22			GPIO_MOSI	
	GPP_J1			CPU_C10_GATE#	
	GPP_J2			PD	
K	GPP_J4	+V1P8A	PU	GPP_J4	PU_4.7K
	GPP_J8			GPP_J_8_SRCCLKREQB_16	PU_20K
	GPP_J9			GPP_H_0_SRCCLKREQB_18	PU_20K
	GPP_K9	+V3P3A	PU	PCH_CORE_VID_1_VR	
	GPP_K11			GPP_K11	PU_10K
	GPP_S0			SNDW_CLK1	
S	GPP_S1	+V3P3A	PU	SNDW_DATA1	
	GPP_S2			SNDW_CLK2	
	GPP_S3			SNDW_DATA2	
	GPP_S4			SNDW3_DMIC1_CLK	
	GPP_S5			SNDW3_DMIC1_DATA	
	GPP_S6			SNDW4_DMIC0_CLK	
R	GPP_S7	+V3P3A	PU	SNDW4_DMIC0_DATA	
	GPP_R2			HDA_SDO_R	
	GPP_R9			CB_EDP_HPD	PD_100K
	GPP_R12			DDIC_CTRL_CLK	
	GPP_R13			DDIC_CTRL_DATA	
	GPP_R14			DDID_CTRL_CLK	
T	GPP_R15	+V3P3A	PU	DDID_CTRL_DATA	
	GPP_R18			DDIB_CTRL_CLK	
	GPP_R19			DDIB_CTRL_DATA	


OTHER CONFIGURE




PCB STACK :
Board: FR4
Impedance: 50ohm +/-10%
Thickness: 2.0mm +/-10%

	Layer 1 : Component (Top)
	Layer 2 : GND (GND1)
	Layer 3 : Signal (IN1)
	Layer 4 : Signal (IN2)
	Layer 5 : GND (GND2)
	Layer 6 : POWER (VCC)
	Layer 7 : POWER (VCC)
	Layer 8 : GND (GND3)
	Layer 9 : Signal (IN3)
	Layer 10 : Signal (IN4)
	Layer 11 : GND (GND4)
	Layer 12 : Signal (IN5)
	Layer 13 : GND (GND5)
	Layer 14 : Solder (Bottom)

HSIO CONFIGURE



POWER SEQUENCE_1



[illegible]

M.2_2280 (M-Key)		
+3.3V_NGFF	3.3V	2.5A

PROCESSOR 1_DMI/PEG




Table 51. PCI Express* 16 -lane Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width		CFG Signals			Lanes															
	0:1:0	0:1:1	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
PCIe controller						PCIe 010															
1x16	x16	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PCIe controller						PCIe 010															
2x8	x8	x8	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7

Processor to PCH DMI Lane Connections

Link Width	Component	Lane Reversal	DMI Package Pin Lane Connections							
x8	Processor	No	0	1	2	3	4	5	6	7
	PCH	No	0	1	2	3	4	5	6	7
	Processor	No	0	1	2	3	4	5	6	7
	PCH	Yes	7	6	5	4	3	2	1	0

- Notes:
- NC = No Connect
 - PCH DMI Controller supports x8 static end-to-end Lane Reversal on its Lanes [7:0]
 - Processor DMI Controller does not supports static end-to-end Lane Reversal on its Logical Lanes

1x8 (Gen5)
To PCIe X8

1x8 (Gen4)
To PCH

1x4 (Gen4)
To M.2 2280

AAEON Technology INC.

Title

PROCESSOR 1_DMI/PEG

Size

Document Number

EPIC-ADS7

Rev

A0.2_0_0

<Variant Name>

1651-ZIF-LGA1700-PE1700711NK01H

Date



Thursday, January 20, 2022

Sheet


5

of

57


[illegible][illegible][illegible][illegible][illegible]

PROCESSOR 3_DDR4




PROCESSOR 4_CLK/CFG/RSVD



Design Note:
Place close to CPU



Design Note:
Place close to PCH



If PECI is used on the CPU, and C10 is not supported, then PECI bus is not required to be connected to the PCH-H PECI pin.



CFG2	PEG* Static x16 Lane Numbering Reversal
0	Lane numbers reversed
1 *	Normal operation

The CFG signals have a default value of '1'



CFG5	PCI Express* Bifurcation Numbering Reversal
0 *	2x8 PCI Express
1	1x16 PCI Express

The CFG signals have a default value of '1'

CFG14	PEG62/PEG60 Lane Reversal
0	Reserved
1 *	Normal


The CFG signals have a default value of '1'

Design Note:



VCC_CFG_PU_OUT	Power rail used by platform CFG straps for pull up resistors.	0	GTL	SE	P/S-Processor Line
----------------	---	---	-----	----	--------------------

RTC CLK PATH SELECT



Ground and Reserved Signals




The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- NCTF – these signals are non-critical to function and should not be connected.


<Variant Name>

 An ASUS Company	AAEON Technology INC.		
	Title PROCESSOR 4_CLK/CFG/RSVD		
Size	Document Number	Rev	
	EPIC-ADS7		A0.2_0


PROCESSOR 5_POWR1




+VCCCORE 47uF x25pcs -->PLACE THESE CAPS ON TOP SIDE OF CPU CAVITY



+VCCCORE 47uF x5pcs -->PLACE THESE CAPS ON TOP SIDE OF CPU CAVITY



+VCCCORE 470uF x7pcs -->PLACE THESE CAPS ON BOTTOM SIDE OF CPU








Design Note:
50ohm impedance recommend
TL<25mils


<Variant Name>

AEEON Technology INC.			
Title			
PROCESSOR 5_POWR1			
Size	Document Number	Rev	
	EPIC-ADS7		A0.2_0_0
Date:	Thursday, January 20, 2022	Sheet	9 of 57


PROCESSOR 6_POWR2




Design Note:
47uF x2pcs -->PLACE THESE CAPS ON TOP SIDE OF CPU CAVITY





Design Note:
PLACE THESE CAP ON CPU SOCKET EDGE





Design Note:
PLACE THESE CAP ON CPU SOCKET EDGE




Design Note:
22uF x2pcs -->PLACE THESE CAPS ON TOP SIDE OF CPU CAVITY




Design Note:
47uF x4pcs -->PLACE THESE CAPS ON BOTTOM SIDE OF CPU CAVITY





Design Note:
PLACE THESE CAPS IN TOP SIDE CAVITY CLOSER TO THE VCCD2 PINS



Design Note:
PLACE <4MM FROM SOC VDDQ, WITH EACH PAIR <12MM APAR




<Variant Name>

 An  Company	AAEON Technology INC.			
	Title			
	PROCESSOR 6_POWER2			
	Size	Document Number	Rev	
		EPIC-ADS7	A0.2_0_0	
Date:	Thursday, January 20, 2022	Sheet	10 of 57	


PROCESSOR 7-VSS

CPU1K					CPU1L					CPU1M					CPU1N					CPU1O					CPU1P					F18																
A10	VSS	1	VSS	452	D12				AY10	VSS	287	VSS	372	BB4			AP43	VSS	161	VSS	226	AT9			AA7	VSS	38	VSS	113	AM1			AA3	VSS	30	VSS	663	R6			AA45	VSS	32	VSS	508	F2
A11	VSS	2	VSS	453	D13				AY11	VSS	288	VSS	373	BB40			AP45	VSS	162	VSS	227	AU1			AA9	VSS	39	VSS	114	AM23			AA4	VSS	31	VSS	664	T7			AA47	VSS	33	VSS	509	F20
A12	VSS	3	VSS	454	D14				AY12	VSS	289	VSS	374	BB41			AP46	VSS	163	VSS	228	AU13			AA7	VSS	40	VSS	115	AM3			AA6	VSS	35	VSS	665	T2			AA51	VSS	34	VSS	510	F22
A13	VSS	4	VSS	455	D15				AY13	VSS	290	VSS	375	BB43			AP47	VSS	164	VSS	229	AU15			AA8	VSS	41	VSS	116	AM40			K18	VSS	37	VSS	666	T3			AA4	VSS	36	VSS	511	F3
A14	VSS	5	VSS	456	D16				AY14	VSS	291	VSS	376	BB45			AP49	VSS	165	VSS	230	AU17			AA8	VSS	42	VSS	117	AM43			K35	VSS	591	VSS	667	T4			AC45	VSS	43	VSS	515	F4
A15	VSS	6	VSS	457	D17				AY15	VSS	292	VSS	377	BB46			AP50	VSS	166	VSS	231	AU19			AC3	VSS	47	VSS	118	AM44			K39	VSS	598	VSS	668	T45			AC47	VSS	48	VSS	521	F43
A16	VSS	7	VSS	458	D18				AY16	VSS	293	VSS	378	BB48			AP51	VSS	167	VSS	232	AU21			AC8	VSS	51	VSS	119	AM45			K41	VSS	600	VSS	669	T47			AC49	VSS	49	VSS	523	F45
A17	VSS	8	VSS	458	D19				AY17	VSS	294	VSS	379	BB50			AP52	VSS	168	VSS	233	AU23			AD1	VSS	53	VSS	120	AM46			K43	VSS	602	VSS	670	T49			AC51	VSS	50	VSS	524	F47
A18	VSS	9	VSS	459	D2				AY18	VSS	295	VSS	380	BB52			AR1	VSS	169	VSS	233	AU34			AD7	VSS	54	VSS	121	AM47			K45	VSS	603	VSS	671	T51			AD4	VSS	52	VSS	525	F49
A19	VSS	9	VSS	460	D20				AY19	VSS	296	VSS	382	BB6			AR10	VSS	171	VSS	235	AU36			AD8	VSS	56	VSS	122	AM48			K47	VSS	604	VSS	672	T7			AE45	VSS	55	VSS	526	F51
A20	VSS	10	VSS	461	D21				AY20	VSS	296	VSS	382	BB8			AR11	VSS	172	VSS	236	AU38			AE3	VSS	57	VSS	123	AM5			K49	VSS	605	VSS	673	T1			AE47	VSS	56	VSS	527	F7
A21	VSS	11	VSS	462	D22				AY21	VSS	298	VSS	383	BB9			AR12	VSS	173	VSS	237	AU43			AE5	VSS	58	VSS	124	AM50			K51	VSS	606	VSS	674	T51			AE49	VSS	57	VSS	528	F7
A22	VSS	12	VSS	463	D23				AY22	VSS	299	VSS	384	BC11			AR13	VSS	174	VSS	238	AU48			AE8	VSS	62	VSS	125	AM52			L1	VSS	607	VSS	675	T5			AE51	VSS	58	VSS	529	F8
A23	VSS	14	VSS	464	D24				AY23	VSS	300	VSS	385	BC11			AR14	VSS	175	VSS	239	AU5			AF1	VSS	64	VSS	126	AM57			L4	VSS	609	VSS	676	T51			AH4	VSS	63	VSS	530	G10
A24	VSS	16	VSS	465	D25				AY24	VSS	301	VSS	386	BC2			AR15	VSS	176	VSS	240	AU50			AF7	VSS	65	VSS	127	AM9			L4	VSS	610	VSS	677	T7			D26	VSS	467	VSS	531	G11
A25	VSS	16	VSS	465	D26				AY25	VSS	302	VSS	387	BC38			AR16	VSS	177	VSS	241	AU52			AF8	VSS	65	VSS	128	AN1			L5	VSS	611	VSS	678	T8			G37	VSS	553	VSS	533	G13
A26	VSS	26	VSS	471	D3				AY26	VSS	303	VSS	390	BC43			AR17	VSS	178	VSS	242	AU9			AG3	VSS	68	VSS	129	AN21			L6	VSS	614	VSS	679	T9			K21	VSS	553	VSS	534	G14
A27	VSS	27	VSS	477	D7				AY27	VSS	304	VSS	391	BC48			AR2	VSS	179	VSS	243	AV1			AG44	VSS	69	VSS	131	AN22			L7	VSS	615	VSS	680	T9			J36	VSS	593	VSS	535	G15
AP17	VSS	28	VSS	483	D8				AY28	VSS	305	VSS	392	BC51			AR20	VSS	180	VSS	244	AV11			AG45	VSS	70	VSS	132	AN23			M1	VSS	617	VSS	681	T10			K33	VSS	597	VSS	537	G16
AP18	VSS	154	VSS	485	D9				AY29	VSS	306	VSS	393	BC6			AR29	VSS	181	VSS	245	AV13			AG46	VSS	71	VSS	133	AN24			M11	VSS	618	VSS	682	T3			L24	VSS	598	VSS	538	G17
AP19	VSS	155	VSS	485	BC3				AY30	VSS	307	VSS	394	BD10			AR3	VSS	182	VSS	246	AV15			AG47	VSS	72	VSS	134	AN25			M13	VSS	619	VSS	683	T4			D41	VSS	478	VSS	539	G18
AP9	VSS	156	VSS	389	BD11				AY31	VSS	308	VSS	395	BD11			AR34	VSS	183	VSS	247	AV17			AG48	VSS	73	VSS	135	AN26			M15	VSS	620	VSS	684	T45			F40	VSS	522	VSS	540	G20
AW51	VSS	170	VSS	234	AR22				AY32	VSS	310	VSS	396	BD12			AR35	VSS	184	VSS	248	AV19			AG49	VSS	74	VSS	136	AN27			M18	VSS	621	VSS	685	T47			G39	VSS	554	VSS	541	G21
AW52	VSS	283	VSS	182	AP23				AY33	VSS	311	VSS	397	BD14			AR36	VSS	185	VSS	249	AV21			AG5	VSS	75	VSS	137	AN28			M2	VSS	622	VSS	686	T49			J34	VSS	579	VSS	542	G22
AY1	VSS	284	VSS	158	AR25				AY34	VSS	312	VSS	398	BD16			AR37	VSS	186	VSS	250	AV23			AG6	VSS	76	VSS	138	AN29			M29	VSS	623	VSS	687	T51			M24	VSS	623	VSS	543	G23
AY2	VSS	286	VSS	183	AR32				AY35	VSS	313	VSS	399	BD18			AR4	VSS	187	VSS	251	AV25			AH44	VSS	77	VSS	139	AN3			M3	VSS	624	VSS	688	T51			N24	VSS	644	VSS	544	G23
AY3	VSS	287	VSS	186	AP31				AY36	VSS	314	VSS	400	BD2			AR43	VSS	188	VSS	252	AV27			AH7	VSS	78	VSS	140	AN30			M31	VSS	625	VSS	689	T51			D38	VSS	469	VSS	546	G25
AY4	VSS	308	VSS	151	AP20				AY37	VSS	315	VSS	401	BD20			AR48	VSS	192	VSS	253	AV29			AH7	VSS	80	VSS	141	AN30			M3	VSS	626	VSS	690	T51			D43	VSS	479	VSS	548	G27
AY5	VSS	319	VSS	157	AP31				AY38	VSS	316	VSS	402	BD22			AR5	VSS	193	VSS	254	AV31			AH8	VSS	81	VSS	142	AN31			M31	VSS	627	VSS	691	T51			D45	VSS	480	VSS	549	G28
AY7	VSS	321	VSS	160	AP20				AY39	VSS	317	VSS	403	BD24			AR52	VSS	194	VSS	255	AV3			AH7	VSS	82	VSS	143	AN32			M33	VSS	628	VSS	692	T51			D47	VSS	481	VSS	550	G29
AY8	VSS	332	VSS	252	AV22				AY40	VSS	318	VSS	404	BD26			AR6	VSS	195	VSS	256	AV31			AH8	VSS	83	VSS	144	AN33			M35	VSS	629	VSS	693	T51			D49	VSS	482	VSS	551	G30
BY1	VSS	333	VSS	252	D39				AY41	VSS	320	VSS	405	BD28			AR7	VSS	196	VSS	258	AV34			AJ44	VSS	84	VSS	145	AN36			M37	VSS	630	VSS	694	T51			E1	VSS	486	VSS	552	G31
BY1	VSS	333	VSS	476	E28				AY42	VSS	321	VSS	406	BD3			AR8	VSS	197	VSS	259	AV36			AJ46	VSS	85	VSS	146	AN39			M39	VSS	631	VSS	695	T51			E10	VSS	486	VSS	557	G7
B13	VSS	335	VSS	496	E7				AY43	VSS	322	VSS	407	BD30			AR9	VSS	198	VSS	260	AV38			AJ48	VSS	86	VSS	147	AN43			M4	VSS	632	VSS	696	T51			E12	VSS	487	VSS	558	G8
B15	VSS	336	VSS	501	F28				AY44	VSS	323	VSS	408	BD32			AT1	VSS	199	VSS	261	AV40			AJ49	VSS	87	VSS	148	AN48			M41	VSS	633	VSS	697	T51			E14	VSS	488	VSS	559	G9
B17	VSS	337	VSS	514	G35				AY45	VSS	324	VSS	409	BD34			AT13	VSS	200	VSS	262	AV41			AJ5																					

DDR5 SODIMM 1




DDR5 SODIMM 2




PCH2_DMI

1x8 (Gen4)
From CPU



Design Note:
Place clode to PCH.

<Variant Name>


		AAEON Technology INC.	
Title		PCH2_DMI	
Size	Document Number		Rev
	EPIC-ADS7		A0.2_0_0
Date:	Thursday, January 20, 2022		Sheet 15 of 57

PCH3_PCIE/SATA

M.2 B Key

For SATA1

For SATA0



Design Note:
Place clode to PCH.

<Variant Name>

AAEON Technology INC.			
PCH3_PCIE/SATA			
Size	Document Number	Rev	
	EPIC-ASD7	A0.2_0_0	
Date:	Thursday, January 20, 2022	Sheet	16 of 57

PCH4_USB3.2/USB2

TYPE C

M.2 B Key

M.2 E Key


Internal
Internal

Rear IO


Rear IO

Rear IO


Rear IO



Design Note:
Place clode to PCH.



14-CII-ALDERLAKES600-BGA1045-0
6 OF 14



TYPE C

TYPE C

M.2 B Key

Rear IO

Rear IO

Rear IO

Rear IO

Design Note:
Place clode to PCH.



4. Up to eight USB 3.2 Gen 2x2 Lanes

- A maximum of four USB 3.2 Gen 2x2 Ports can be enabled
- USB 3.2 Gen 2x2 = 20 GT/s


<Variant Name>

AAEON Technology INC.			
Title		PCH4_USB3.2/USB2	
Size	Document Number		Rev
	EPIC-ADS7		A0.2_0_0
Date:	Thursday, January 20, 2022		Sheet 17 of 57

- GPP_B14, GPP_B20, GPP_B23
- GPP_C[23:22]
- GPP_D[4:0]
- GPP_E[8:0], GPP_E[16:13]



R188	75K	1%	R0402	SEL_BDRW
R275	100K	1%	R0402	CONV_RF_RESET#
R669	100K	1%	R0402	EDP_VDD_EN
R656	100K	1%	R0402	EDP_BKLT_EN

<div> <div>  <div> <div>AAEON®</div> <div>An ASUS Company</div> </div> </div> <div> <div>AAEON Technology INC.</div> <div>Title</div> <div>PCH5_I2C/SMLINK/UART/SMB</div> </div> </div>			
Size	Document Number	Rev	
	EPIC-AD57	A0.2_0_0	

PCH6_CNVi/GSPI/SNDW/HDA


GSPi0_MOSI	No Reboot
0 *	Disable
1	Enable

* Default, Internal Pull-Down 20K




GPP_J4	M.2 CNVi Mode Select
0 *	Integrated CNVi enabled.
1	Integrated CNVi disabled.

This strap does not have an internal pull-up or pull-down. A weak external pull-up is required.




GPP_J2	XTAL FREQUENCY SELO (Bit 0)
00 : 24MHz	
01 : Reserved	
10 : 38.4MHz	
11 : 25MHz	

* Default, Internal Pull-Down 20K
* The internal pull-down is disabled after RSMRST# de-asserts




GSPH_MOSI	BOOT BIOS STRAP (BBS)
0 *	SPI(MAF) or eSPI(SAF)
1	eSPI

* Default, Internal Pull-Down 20K













HDA_SDO	Flash Descriptor Security Override [ME]
0 *	Enable (Debug only)
1	Disabled (Default)

* Default, Internal Pull-Down 20K



Reserved Glitch Recommend



AAEON Technology INC.

Title: PCH6_CNVi/GSPI/SNDW/HDA

Size: Document Number: EPIC-ADS7

Date: Thursday, January 20, 2022


Rev: A0.2_0_0

Sheet 19 of 57

PCH8_POWER

For Non-DSx designs,

- DSW and VCCPRIM_3P3 can be derived from same VR



DCPCNVILDO1	This rail is generated internally and needs to be routed out to the motherboard for decoupling purpose. Refer to "Platform Design Guidelines" document.
DCPCNVILDO2	This rail is generated internally and needs to be routed out to the motherboard for decoupling purpose. Refer to "Platform Design Guidelines" document.

PCH9_VSS

PCH1A				PCH1B				PCH1C			
A20	VSS_2	VSS_235	D55	AV19	VSS_127 VSS_209	C17		K45	VSS_282 VSS_331	T15	
A3	VSS_3	VSS_196	BG7	AV21	VSS_128 VSS_210	C27		K50	VSS_283 VSS_332	T16	
A31	VSS_4	VSS_30	AC34	AV23	VSS_129 VSS_211	C28		L12	VSS_284 VSS_333	T40	
A4	VSS_5	VSS_43	AE34	AV25	VSS_130 VSS_212	C3		L13	VSS_285 VSS_334	T41	
A40	VSS_6	VSS_65	AG34	AV27	VSS_131 VSS_213	C36		L21	VSS_286 VSS_335	T44	
A52	VSS_7	VSS_78	AK20	AV29	VSS_132 VSS_214	C45		L43	VSS_287 VSS_336	T5	
A53	VSS_8	VSS_198	BH4	AV31	VSS_133 VSS_215	C49		L44	VSS_288 VSS_337	U2	
A54	VSS_9	VSS_199	BH5	AV33	VSS_134 VSS_216	C5		L47	VSS_289 VSS_338	U21	
AB1	VSS_10	VSS_204	BJ3	AV35	VSS_135 VSS_217	C51		L48	VSS_290 VSS_339	U23	
AB12	VSS_11	VSS_205	BJ4	AV37	VSS_136 VSS_218	C53		L5	VSS_291 VSS_340	U25	
AB13	VSS_12	VSS_55	AF51	AV39	VSS_137 VSS_220	C7		L51	VSS_292 VSS_341	U27	
AB15	VSS_13	VSS_56	AF6	AV45	VSS_138 VSS_222	D17		M12	VSS_293 VSS_342	U29	
AB20	VSS_14	VSS_57	AF8	AW12	VSS_139 VSS_223	D2		M13	VSS_294 VSS_343	U31	
AB22	VSS_15	VSS_58	AG22	AW13	VSS_140 VSS_224	D27		M17	VSS_295 VSS_344	U33	
AB23	VSS_16	VSS_59	AG23	AW5	VSS_141 VSS_225	D32		M23	VSS_296 VSS_347	U55	
AB25	VSS_17	VSS_60	AH26	AW51	VSS_142 VSS_226	D33		M25	VSS_297 VSS_348	V12	
AB26	VSS_18	VSS_61	AG26	B4	VSS_143 VSS_227	D36		M27	VSS_298 VSS_349	V16	
AB28	VSS_19	VSS_62	AG28	B5	VSS_144 VSS_228	D37		M29	VSS_299 VSS_350	V18	
AB30	VSS_20	VSS_63	AG30	B51	VSS_145 VSS_229	D40		M31	VSS_300 VSS_351	V21	
AB31	VSS_21	VSS_64	AG31	B52	VSS_146 VSS_230	D42		M33	VSS_301 VSS_352	V38	
AB33	VSS_22	VSS_65	AG33	BB1	VSS_147 VSS_231	D45		M35	VSS_302 VSS_353	V43	
AB38	VSS_23	VSS_66	AH1	BB10	VSS_148 VSS_232	D46		M37	VSS_303 VSS_354	W5	
AB40	VSS_24	VSS_67	AH12	BB23	VSS_149 VSS_233	D52		M39	VSS_304 VSS_355	W51	
AB44	VSS_25	VSS_68	AH16	BB27	VSS_150 VSS_234	D54		M41	VSS_305 VSS_356	Y12	
AB5	VSS_26	VSS_69	AH22	BB29	VSS_151 VSS_235	D7		M43	VSS_306 VSS_357	Y20	
AB55	VSS_27	VSS_70	AH23	BB33	VSS_152 VSS_236	E10		M44	VSS_307 VSS_358	Y22	
AC20	VSS_28	VSS_71	AH38	BB46	VSS_153 VSS_237	E14		M45	VSS_308 VSS_359	Y38	
AC22	VSS_29	VSS_72	AH40	BB55	VSS_154 VSS_238	E16		M5	VSS_309 VSS_360	Y40	
AD11	VSS_30	VSS_73	AH44	BC10	VSS_155 VSS_239	E18		N1	VSS_310 VSS_361	Y44	
AD38	VSS_31	VSS_74	AH55	BC46	VSS_156 VSS_240	E22		N55	VSS_311 VSS_362	AR19	
AD40	VSS_32	VSS_75	AK12	BD49	VSS_157 VSS_241	E23		P12	VSS_312 VSS_363	AR27	
AD41	VSS_33	VSS_76	AK26	BD5	VSS_158 VSS_242	E31		P23	VSS_313 VSS_364	AR33	
AD43	VSS_34	VSS_77	AK28	BD51	VSS_159 VSS_243	E33		P27	VSS_314 VSS_365	AR35	
AD44	VSS_35	VSS_78	AK30	B07	VSS_160 VSS_244	E36		P29	VSS_315 VSS_366	AR5	
AD5	VSS_36	VSS_79	AK31	BE14	VSS_161 VSS_245	E37		P35	VSS_316 VSS_367	AR51	
AD51	VSS_37	VSS_80	AK33	BE16	VSS_162 VSS_246	E38		P39	VSS_317 VSS_368	AT12	
AD9	VSS_38	VSS_81	AK34	BE18	VSS_163 VSS_247	E40		P41	VSS_318 VSS_369	AT17	
AE1	VSS_39	VSS_82	AK38	BE31	VSS_164 VSS_248	E41		P43	VSS_319 VSS_370	AT19	
AE22	VSS_40	VSS_83	AK40	BE36	VSS_165 VSS_249	E42		P44	VSS_320 VSS_371	AT27	
AE23	VSS_41	VSS_84	AK44	BE38	VSS_166 VSS_250	E44		BE25	VSS_321 VSS_372	AT33	
AE55	VSS_42	VSS_85	AL5	BE4	VSS_167 VSS_251	E46		BE33	VSS_322 VSS_373	AT35	
AF12	VSS_43	VSS_86	AM12	BE40	VSS_168 VSS_252	E47		BE37	VSS_323 VSS_374	AT39	
AF13	VSS_44	VSS_87	AM15	BE42	VSS_169 VSS_253	E49		BF16	VSS_324 VSS_375	AT44	
AF15	VSS_45	VSS_88	AM31	BE44	VSS_170 VSS_254	E52		BF24	VSS_325 VSS_376	AU1	
AF16	VSS_46	VSS_89	AM40	BE47	VSS_171 VSS_255	E54		BF29	VSS_326 VSS_377	AU55	
AF38	VSS_47	VSS_90	AM44	BE52	VSS_172 VSS_256	E7		BF33	VSS_327 VSS_378	AV17	
AF40	VSS_48	VSS_91	AN1	BE9	VSS_173 VSS_257	E9		BG28	VSS_328 VSS_379	AH18	
AF41	VSS_49	VSS_92	AN19	BF32	VSS_174 VSS_258	F49		BG29	VSS_329 VSS_380	BG5	
AF43	VSS_50	VSS_93	AN21	BF36	VSS_175 VSS_259	F51		F4	VSS_330 VSS_381	A2	
AF44	VSS_51	VSS_94	AN25	BF40	VSS_176 VSS_260	G5		R19	VSS_331 VSS_382	J16	
AF5	VSS_52	VSS_95	AN27	BF45	VSS_177 VSS_261	G35		R21	VSS_332 VSS_383	J21	
AF5	VSS_53	VSS_96	AN31	BG20	VSS_178 VSS_262	H10		R23	VSS_333 VSS_384	J43	
B1	VSS_54	VSS_97	AN37	BG24	VSS_179 VSS_263	H27		R27	VSS_334 VSS_385	J47	
B2	VSS_143	VSS_98	AN37	BG32	VSS_180 VSS_264	H29		R29	VSS_335 VSS_386	J9	
B54	VSS_144	VSS_99	AN55	BG53	VSS_181 VSS_265	H33		R35	VSS_336 VSS_387	K11	
BH54	VSS_149	VSS_103	AP12	BH20	VSS_182 VSS_266	H46		U37	VSS_337 VSS_388	K16	
BH55	VSS_150	VSS_104	AP16	BJ11	VSS_183 VSS_267	H48		R5	VSS_338 VSS_389	K4	
C1	VSS_201	VSS_106	AP40	BJ20	VSS_184 VSS_268	H50		R51	VSS_339 VSS_390	K42	
C55	VSS_202	VSS_107	AP44	BJ40	VSS_185 VSS_269	H55		T12	VSS_340 VSS_391	H3	
D1	VSS_219	VSS_108	AR17	BJ49	VSS_203 VSS_270	H8		T13	VSS_341 VSS_392		
	VSS_227	VSS_109			VSS_207 VSS_272				VSS_330		


14-CII-ALDERLAKE S600-BGA1045-0


14-CII-ALDERLAKE S600-BGA1045-0

14-CII-ALDERLAKE S600-BGA1045-0


3 OF 14


<Variant Name>


			
AAEON Technology INC.			
Title			
PCH9_VSS			
Size	Document Number		Rev
	EPIC-ADS7		A0.2_0_0
Date:	Thursday, January 20, 2022		Sheet 22 of 57





LAN2






 An ASUS Company	AAEON Technology INC.		
	Title		
	SPI_TPM		
	Size	Document Number	Rev
A	EPIC-ADS7	A0.2_0_0	
Date:	Thursday, January 20, 2022	Sheet	25 of 57

To FPC x4




+V12S: 2.1A (Max)
+V3P3A: 0.375A(Max)
+V3P3S: 3A (Max)


A0.2



<Core Design>


		Title PCIe X 4 FPC	
		Size A	Document Number EPIC-ADS7
Date: Thursday, January 20, 2022		Rev: A0.2_0_0	
		Sheet: 26 of 57	

DDIC/D to DP++




DDIC_AUX_EN	Type
High	HDMI dongle
Low	DP

A0.2




DDIC_AUX_EN	Type
High	HDMI dongle
Low	DP


AUX_DN/SDA





AUX_DP/SCL




AUX_DN/SDA






AUX_DP/SCL




A0.2




TVS 1305058200 10 to GND >6PF.




DDIB to HDMI1



eDP to LVDS




M.2(Key M)



<Variant Name>


AEEON Technology INC.	
Title	
M.2(Key M)	
Size	Document Number
B	EPIC-ADS7
Date:	Thursday, January 20, 2022
Sheet	30 of 57
Rev	
A0.2_0_0	

M.2(Key E)



<Variant Name>		AAEON Technology INC.	
Title		M.2(Key E)	
Size		Document Number	
B		EPIC-ADS7	
Date:		Thursday, January 20, 2022	
Sheet		31 of 57	
Rev		A0.2_0_0	

M.2 Key B(3052 need colay 3042)



CONFIG				Type	Port Config
0	1	2	3		
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIE	N/A
0	0	1	0	WWAN - PCIe	0
0	1	1	0	WWAN - PCIe	1
0	0	0	1	WWAN - USB 3.0	0
0	1	0	1	WWAN - USB 3.0	1
0	0	1	1	WWAN - USB 3.0	2
0	1	1	1	WWAN - USB 3.0	3


<Variant Name>

**AAEON Technology INC.**

M.2 B-KEY

Size	Document Number
	EPIC-ADS7

A0.2_0_0



ATX/AT Control Select

3*1P 220-96-03GB01

JP2

2.0mm 200-72-P8GB03

	Disable - ATX	Default
1-2	Disable - ATX	
2-3	Enable - AT	

Power On Strapping Options pin

JP4
JP3
JP2
JP1

JP4, PIN 126	I2C_ADDR
HIGH	The I2C slave address is 0X5C (Default)
LOW	The I2C slave address is 0X5A

JP3, PIN 124	Config4E_2E
HIGH	Configuration Register I/O port is 4E/4F
LOW	Configuration Register I/O port is 2E/2F (Default)

JP2, PIN 123	FAN40_100
HIGH	Power on fan speed default duty is 40% (Default)
LOW	Power on fan speed default duty is 100%

JP1, PIN 4	OVP_Mode
HIGH	(ALARM mode) Disable OVP function
LOW	(FORCE mode) Enable OVP function

Power On Strapping Options pin

JP4, PIN 126

JP3, PIN 124

JP2, PIN 123

JP1, PIN 4

AAEON Technology INC.

SUPERIO FINTEK 81966

Size: Document Number

Rev: A0.2_0_0

Date: Thursday, January 20, 2022


Sheet 33 of 57

[illegible]

The four circuit diagrams show voltage dividers for sensor power supply pins. Each diagram includes a voltage divider network with a resistor and a capacitor, and a measurement point for a specific sensor pin. The diagrams are labeled with sensor names and pin numbers in brackets.



- Top Left:** Circuit for `VIN_VDIMM` (pin [33]). It shows a voltage divider from `+VDDQ_MEM` through resistor `R570` (1K) and capacitor `C422` (0.1uF, 16V) to `HW_GND`.
- Top Right:** Circuit for `VIN_VCORE` (pin [33]). It shows a voltage divider from `+VCCCORE` through resistor `R42` (1K, 1%, R0402) and capacitor `C53` (0.1uF, 16V, C0402) to `HW_GND`. A note states: "The best voltage input level is about 1V."
- Bottom Left:** Circuit for `VIN_12V` (pin [33]). It shows a voltage divider from `+V12S` through resistor `R573` (20K_1%, R0402) and capacitor `C423` (0.1uF) to `HW_GND`.
- Bottom Right:** Circuit for `VIN_5V` (pin [33]). It shows a voltage divider from `+V5S` through resistor `R73` (20K_1%, R0402) and capacitor `C55` (0.1uF) to `HW_GND`.

[illegible]


 An ASUS Company	AEEON Technology INC.		
	Title		
	BIOS/ LPC/ HW Monitor		
	Size	Document Number	Rev
	Custom EPIC-ADS7		A0.2_0_0
Date: Thursday, January 20, 2022		Sheet 34	of 57

COM2


COM1-RS232/RS422/RS485



COM2-RS232/RS422/RS485





1-2	+12V	
3-4	Ring	Default
5-6	+5V	




COM3

COM4

COM3-RS232/RS422/RS485



COM4-RS232/RS422/RS485





Maximum Slew rate control		
SLEW	RS-232	RS-485/RS-422
0	1Mbps	10Mbps
1	250Kbps	250Kbps

Pin Mapping			
	RS-232	RS-485	RS-422
R1_IN	DSR		
T1_OUT	RTS		
T2_OUT	TX		RS422_RX+ (A)
T3_OUT	DTR		RS422_RX- (B)
R2_IN	CTS		
R3_IN	RI		
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)



Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE

USB

USB3.2 *2(Rear I/O)





USB3.1 GEN2





USB



USB3.0 *2(Rear I/O)



USB3.1 GEN2




USB2.0 *2(Pin Header)




<Variant Name>

AAEON Technology INC.			
Title: USB3.2/ USB2.0			
Size	Document Number	Rev	Rev
Custom	EPIC-ADS7		A0.2_0_0
Date	Thursday, January 20, 2022	Sheet	36 of 57


PD Controller




OVP & ESD



ADDRESS: 0X50




A0.2




AAEON Technology INC.			
Title		Type C	
Size	Document Number	Rev	
Custom	EPIC-ADS7	A02_0_0	
Date:	Thursday, January 20, 2022	Sheet	37 of 57


DIO





CPU FAN



SATA



SATA




<Variant Name>

AAEON Technology INC.	
Title	
SATA/DIO	
Size	Document Number
B	EPIC-ADS7
Date: Thursday, January 20, 2022	Rev
Sheet 38	of 57






A0.2_0_0



PWR_+VCCCORE_Phase1/2




[41] CORE_PWM0
[41,42,43] CORE_TEMP
[41] CORE_CS0
[41] CORE_RTNO
[41,42,43,44,45] CPU_REFIN



+VCCCORE
TDC=160A
ICCMAX=220A
Vboot = 0V
LOADLINE=1.1m ohm
DCR=0.29mohm
OCP=130%~170%

Design Note:
ESR:8mohm/16mohm(1PCS)
Ripple Current:3.5A

[41] CORE_PWM1
[41,42,43] CORE_TEMP
[41] CORE_CS1
[41] CORE_RTNO
[41,42,43,44,45] CPU_REFIN





8 PCS 470uF OSCON OR SP

U11/ U10/ U9/ U7/ U15/ U15/ U4	(RENESAS) ISL99390FRZ-TR5935	(ON SEMI) FDMF5071
PIN1	R9202 / R9203 depop	R9202 / R9203 depop
PIN37	C563 / R709 pop	C563 / R709 de-pop

<Variant Name>

AAEON Technology INC.			
Title			
PWR_+VCCCORE			
Size	Document Number	Rev	
Custom	EPIC-ADS7		A0.2_0_0
Date:	Thursday, January 20, 2022	Sheet	42 of 57



Aeon
An ASUS Company

PWR +VCCCORE Phase3/4


Size	Document Number	Rev
Custom	EPIC-ADS7	A0.2_0_0

Date: Thursday, January 20, 2022	Sheet 43 of 57
----------------------------------	----------------


```
[41] GT_PWM6
[41] GT_TEMP
[41] GT_CS6
[41] GT_RTN6
[41,42,43,45] CPU_REFIN
```



<Variant Name>


			
Title			
PWR_+VCCGT			
Size	Document Number	Rev	
B	EPIC-ADS7	A0.2_0_0	
Date:	Thursday, January 20, 2022	Sheet	44 of 57


PWR_+VCCIN_AUX@33A





4 PCS 470uF OSCON OR SP

PWR +V3P3A




 An ASUS Company	AEEON Technology INC.			
	Title			
	+V5IN/+V3P3A			
	Size	Document Number	Rev	
Custom		EPIC-ADS7		
Date: Thursday, January 20, 2022		ISheet	46 of 57	


PWR +VDDQ_MEM



<Variant Name>

 An ASUS Company		AEEON Technology INC.	
		Title	
		PWR_+VDDQ	
Size	Document Number		Rev
B	EPIC-ADS7		A0.2_0_0
Date:	Thursday, January 20, 2022	Sheet 47	of 57


PWR +V0P82A




VOUT Select Table

VID	Reference Voltage
HI	+0.675V
Low	+0.75V


<Variant Name>




PWR +V1P8A_PROC



PWR +V1P8A_PCH



<Variant Name>

AAEON Technology INC. 			
Title			
+V1P8A_PROC/+V1P8A			
Size	Document Number	Rev	
B	EPIC-ADS7	A0.2_0_0	
Date:	Thursday, January 20, 2022	Sheet	49 of 57

[20.28,33.51,52] PM_SLP_S3#

+V3P3A

R37
100K
1%
R40Z

VCCST_OVERRIDE_H

Q3B
EM6K7GT2R
TS-SOT563_6

R29
0ohm, 5%
R40Z

1 S/P S3 SA

U3
SN74AUP1G32DRLR

A B GND Y

VCC V1P05_PROC_EN

C47
0.1uF
10V
C0201

+V3P3A


R30
100K
1%
R40Z


VCCST_OVERRIDE_EN

LQ3A
EM6K7GT2R
TS-SOT563_6


E 5


+V5A




 An ASUS Company	AEEON Technology INC.		
	Title +V1P05A_PROC/+V1P05A		
	Size	Document Number	Rev
	Custom EPIC-ADS7		A0.2_0_0
Date: Thursday, January 20, 2022		Sheet 50 of 57	

RSMRST# Control





 An ASUS Company	AAEON Technology INC.		
	Title		
	STANDBY POWER		
	Size	Document Number	Rev
	Custom EPIC-ADS7		A0.2_0_0
Date: Thursday, January 20, 2022		Sheet 51 of 57	


PWROK Generation




<Variant Name>




<Core Design>

 <p>An ASUS Company</p>		AAEON Technology INC.	
		PWR_+V12S/ +V5S/ +V3P3S	
Size	Document Number	Rev	
B	EPIC-ADS7	A0.2_0_0	
Date:	Thursday, January 20, 2022	Sheet	53 of 57


Power Input




Front Panel




Wake On Modem




Reset Circuit





Discharge Circuit





LED



Speaker



Mounting Holes Need to be updated



HISTORY

HW

Date	Revision	Page	Modification list	Reason
20220112	A0.2	43	Vcore change to 5 phase.	VCORE
	A0.2	07/12/13/47	Change DDR4 to DDR5.	DDR5
	A0.2	29	Change LVDS CONN.	LVDS
	A0.2	33/38	Change DIO CONN.From SIO.	DIO
	A0.2	38	Add CN34 For SATA power.	SATA power
	A0.2	54	Add CN33 for TIME_SYNC.	TIME_SYNC
	A0.2	37	TYPEC add PD.	TYPEC
	A0.2	49	Remove R386,Stuff R396 for +V1P8A_EN.	+V1P8A
	A0.2	20	Remove R727,Stuff R732 for DSW_PWROK.	DSW_PWROK
	A0.2	25	Stuff R670 with 10k_0402 for TPM	TPM
	A0.2	34	Remove R2177,Stuff R2178 for espi/LPC.	espi/LPC
	A0.2	34	Remove R74,Stuff R61 for Debug card.	Debug card
	A0.2	41/52	Change R240 to 4.7k 0402 and C653 to 1uF.	PCH_PWROK
	A0.2	52	Add U114 for Vcore_EN delay.	VCORE
	A0.2	27	Add schematic for DP++	DP++

<Variant Name>

AAEON Technology INC.			
Title			
Revision History			
Size	Document Number		Rev
Custom	EPIC-ADS7		A0.2_0_0
Date:	Thursday, January 20, 2022	Sheet	55 of 57