


Page	Index
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDI/eDP
6	SoC LPDDR4x
7	SoC SPI/LPC/SMBus
8	SoC HDA/I2C
9	SoC PCIe/SATA/USB
10	SoC PCIE_CLK/ RTC
11	SoC CNVi
12	SoC System
13	SoC Strap
14	SoC Power
15	PCH Power
16	SoC GND
17	TYPE10 RAW A/B
18	LPDDR4x_CHA On board
19	LPDDR4x_CHB On board
20	EC-IT8528
21	BIOS-SPI/SW/TPM
22	DSW_PWROK/RSMEST#
23	LAN-I225
24	PCIe SSD
25	eSPI to LPC
26	V5A_Dual/ Discharge/ LED
27	PWR_+V5A/ +V3P3A/+V3P3S
28	PWR_+VDDQ/VPP/+VDDQ_TX
29	PWR_IMVP9 Controller
30	PWR_+VCCCORE
31	PWR_+VCCIN_AUX/+V1P8A
32	PWR_+VCCST_CPU/+VCCSTG_CPU
33	33-PWR_+V2P5S/+V1P2S/+V0P9S_SSD
34	Revision History
35	
36	

Device	address
I219	0000
PTN4605SF6	0000



ID0	ID1	Description
0	0	Total 16GB support 4200 MPIN Micron MT532E2G32D40T-046 WT-A
0	1	Total 8GB support 3733 MPIN Micron MT532D1024M32D40T-053 WT-D
1	0	N/A
1	1	N/A

Board: F94
Preferenceline: 80ohm, 50ohm, 75ohm, 80ohm, 85ohm, 100ohm +/-10%
Thickness: 2.0mm +/-0.075

Layer	Material
Layer 1: Component (Top)	FR-4
Layer 2: GND (GND1)	FR-4
Layer 2: Signal (N1)	FR-4
Layer 4: GND (GND2)	FR-4
Layer 5: Signal (N2)	FR-4
Layer 6: GND (GND3)	FR-4
Layer 7: Signal (N3)	FR-4
Layer 8: POWER (VCC)	FR-4
Layer 9: POWER (VCC)	FR-4
Layer 10: Signal (N4)	FR-4
Layer 11: GND (GND4)	FR-4
Layer 12: Signal (N5)	FR-4
Layer 13: GND (GND5)	FR-4
Layer 14: Signal (N6)	FR-4
Layer 15: GND (GND6)	FR-4
Layer 16: Solder (Bottom)	FR-4


Name	Power Rail	Default	GPIO Function	Location
GPP_E14/DOSP_HPDA/DISP_MISCA	+V3P35	PD	EDP_HPD	D85
GPP_E18/DDP1_CTRLCLK/TBT_LX0_TXD	Refer to Intel setting		DDI_CTRL_CLK	DU8
GPP_E19/DDP1_CTRLDATA/TBT_LX0_RXD			DDI_CTRL_DATA	DV8
GPP_F21/DDP2_CTRLDATA/TBT_LSX1_RXD	+V3P3A	PU	HW strap	
GPP_D10/SH_SPI_CLK/DDP3_CTRLDATA/TBT_LSX0_RXD/GSP2_CLK	+V3P3A	PU	TBT LSX #1 PINS VCCIO CONFIGURATION HW strap	DD6
GPP_D12/ISH_SPI_MOS/DDP4_CTRLDATA/TBT_LSX3_RXD/GSP1_2_MOSI	+V3P3A	PU	TBT LSX #2 PINS VCCIO CONFIGURATION HW strap	DM23
GPP_A19/DOSP_HPDI3/DISP_MIS	+V3P35	PD	TBT LSX #3 PINS VCCIO CONFIGURATION DDI1_HPD	DN21
GPP_A14/USB_OC1#/DOSP_HPDI3/ZS3_RXD/DISP_MSIC3/DMIC_CLK_B1	+V3P3A	PU	USB2_OC1#	DH52
GPP_A15/USB_OC2#/DOSP_HPDA/DISP_MISC4/ZS4_SCLK	+V3P3A	PU	USB2_OC2#	DK45
GPP_E8/SATA_LED#	+V3P35	PD	SATALED#	DV11
GPP_E6/THCO_SPI1_RST#	+V3P3A	PU	HW STRAP ITAG ODT Disable	D78
GPP_C05/MBCLK	+V3P3A	PU	SMB_CLK	DK21
GPP_C1/SMBDATA	+V3P3A	PU	SMB_DATA	DM19
GPP_C2/SMBALER#	+V3P3A	PU	SMBALER#	DN19
GPP_C3/SML0CLK	+V3P3A	PU	LAN_SM_CLK	DK19
GPP_C4/SML0DATA	+V3P3A	PU	LAN_SM_CLK	DM17
GPP_C5/SML0ALER#	+V3P3A	PU	SML0ALER#	DN17
GPP_C6/SML1CLK	+V3P3A	PU	EC_SMCCLK0	DK17
GPP_C7/SML1DATA	+V3P3A	PU	EC_SMDAT0	D17
GPP_B23/SML1ALER#/PCMHOT/GSPI1_CS#	+V3P3A	PU	SML1ALER#	CY50
GPP_E7/CPU_GP1	+V3P3A	PU	SM#	D8
GPP_E3/CPU_GP0	+V3P3A	PU	SCI#	DUS
GPP_B18/GSPI0_MOSI	CPU Internal	PD	HW strap No Reboot	DA51
GPP_C14/UART1_RTS#/SH_UART1_RTS#	+V3P3A	PU	TPM_PIRQ# (From TPM Interrupt)	DU19
GPP_D16/SH_UART0_CTSS# DV25	Without external resistor	PD	CPU_SS2_PWREN (Reserved for enabling PCIe SSD)	DV25
GPP_T3	+V3P3A	PD	BOARD_ID0	DN33
GPP_T2	+V3P3A	PD	BOARD_ID1	DT35
GPP_U5	+V3P3A	PD	BOARD_ID2	DG17
GPP_E9/USB_OCH#	+V3P3A	PU	USB2_OC0W	D08
GPP_A16/USB_OC3#/ZS4_SFIRM	+V3P3A	PU	USB2_OC3#	DJ45
GPP_D5/SRCLCKREQ0#	+V3P35	PD	PCIe_CLKREQ0#	DW30
GPP_D8/SRCLCKREQ3#	+V3P35	PD	PCIe_CLKREQ3#	DT24
GPP_H10/SRCLCKREQ4#	+V3P35	PD	PCIe_CLKREQ4#	DG25
GPDB/SUSCLK	Refer to Intel setting		SUSCLK	DW41
GPP_F2/CNV_RIG_DT/UART0_YXD	+V3P3A	PU	HW strap M.2 CNVI Mode Select	DG13
GFP_F0/CNV_BR1_DT/UART0_RTS#	CPU Internal	PD	HW strap XTAL SEL1	DG17
GPP_H3/XC_EXT_HOLDOFF#	+V3P3A	PU	SX_EXT_HOLDOFF#	DG31
GPD2/LAN_WAK#	+V3P3A	PU	LAN_WAKE#	DM41
GDPI1/LANPHYC/DSWLDO_MON	+V3P3A	PU	PM_LANPHY_ENABLE HW strap	DT41
CFG_14	VCCIO_OUT	PU	PEG Static x4 Lane Numbering Reversal	
CFG_4	VCCIO_OUT	PD	HW strap eDP Presence	E6
CFG_7	CPU Internal	PU	HW strap PEG Training	H7

GPIO Group	TT8528 [PC]	EC0's Definition	Platform Type 10 (TT8528)	Note
N/A	WRST#	WRST#	WRST#	
LPC				
GP00	LAD0	LPC	LAD0	
GP01	LAD1	LPC	LAD1	
GP02	LAD2	LPC	LAD2	
GP03	LAD3	LPC	LAD3	
GP04	LPCLK	LPC	LPCLK	
GP05	LPBANK#	LPC	LPBANK#	
GP06	SRIOQ	LPC	SRIOQ	
N/A	PSEK	EC FW SPI	EC FW SPI	
N/A	PSECE	EC FW SPI	EC FW SPI	
N/A	FMOSI	EC FW SPI	EC FW SPI	
N/A	FMISO	EC FW SPI	EC FW SPI	
GP00	CLKRUN/ID0	LPC		CLK 用不到，但未在SPI 會用到 => FMW_RESET 用
GP02	LPICST#	LPC	LPICST#	
Debug use				
GP06	CK32X_X1	TP debug message.	COM@option clock 空閒(不建)	
GP07	CK32X_X2	TP debug message.	空閒(但@300ms 20% 空閒)	
Power Sequence Management				
N/A	KSO	I_B4_RSMRST		If no uses, it needs an external PU to +V5ALW. EC
N/A	KS1	I_RSMRST	I_RSMRST	If it is no use in your project which must be pulled up.
N/A	KS2	I_SLP_S5	I_SLP_S5	Suggestion
N/A	KS3	I_SLP_S4	I_SLP_S4	Must
N/A	KS4	I_SPL_S3	I_SPL_S3	Must
N/A	KS5	I_PWROG_CB	I_PWROG_CB	
N/A	KS6	I_ASY_PWRIGD	I_ASY_PWRIGD	If it is no use in your project which must be pulled up.
N/A	KS7	I_Auto_PWBRTN	I_Auto_PWBRTN	
GP04	PWRBTN	I_PWBRTN	I_PWBRTN	
GP01	HDIO3	O_ERP_ON#	O_ERP_ON#	當V3.3VA_EN 用 It should be pulled by EC internally.
GP02	CTD0	O_B4_RSMRST		
GP07	RING#/CK32XOUT/LPCICST#	O_RSMRST	O_RSMRST	It should be pulled by EC internally.
N/A	KS0	O_SLP_S3	O_SLP_S3	
N/A	KS013	O_SLP_S4	O_SLP_S4	
N/A	KS014	O_SLP_S5	O_SLP_S5	
N/A	KS015	O_SPS_PWRK0	O_SPS_PWRK0	
GP06	UPC0F0	O_PWR_BTN#	O_PWR_BTN#	
GP07	UB01AT	O_PS_ON#	O_PS_ON#	自EC 控制，實一值12V PMOS 當開關主電源大小
GP05	GA20	O_WDT	O_WDT#	
GP06	KBST#	O_WDT#	O_WDT#	COM+ 以單微控制
Embedded Controller Interface				
GP03	ECSD#	SCI	SCI#	SCI
GP04	ECSDH	SMI	SMI#	SMI
I2C, SMBUS functions				
GP03	SMCLK0	I2C Slave	SMCLK0	
GP04	SMDAT0	I2C Slave	SMDAT0	
GP01	SMCLK1	I2C Master	I2C_CLK	
GP02	SMDAT1	I2C Master	I2C_DAT	
GP07	PWUREQ#	SMCLK2		
GP07	SMDAT2	SMDAT2		
DIO function				
GP00	LB0HAT	DIO 0	GP0 0	
GP01	EGAD	DIO 1	GP1 1	
GP02	EGCSW	DIO 2	GP2 2	
GP03	EGCLK	DIO 3	GP3 3	
GP03	HSCCK/D03	DIO 4	GP0 0	
GP04	HSCCK/D04	DIO 5	GP0 1	
GP05	HMSIO/D05	DIO 6	GP0 2	
GP06	HMSIO/D06	DIO 7	GP0 3	
GP07		GPIO		


GPIO Group	I[16:28] [LPC]	ECU's Definition		Platform		Note
				Type 10 (I[16:28])		
SMART FAN Function						
GP40	PWM0	FANI PWM	FANI PWM			
GP41	PWM1	FAN2 PWM	FAN2 PWM			
GP42	PWM2	FAN3 PWM	FAN3 PWM			
GP6	TACHA	FAN_TACH1	FAN_TACH1			
GP7	TACH1A	FAN_TACH2	FAN_TACH2			
GP8	HID0/TACH2	FAN_TACH3	FAN_TACH3			
COM#1 function						
GP80	SINO/VD0	UART1 - 4 wire	SXD01		連8脚可以驅動3x RS-232	
GP81	SINO/VD1	UART1 - 4 wire	SXD02			
GP85	GINT/CTSR	UART1 - 4 wire	STDV			
GP3	PS2DAT1/RT50W	UART1 - 4 wire				
GP2	PS2CLK/D10ROW	UART1 - Full / GPIO				
GP6	FDO3/D50ROW	UART1 - Full / GPIO			HW Strap	
GP4	DAC4/DCODE	UART2 - Full / GPIO				
GP6	DAC5/REG5W	UART1 - Full / GPIO				
COM#2 function						
GP81	SINO/CRK1/ID1	UART2 - 2 wire	SXD02		此組預留給ECU或有需求的可接組	
GP2	SOUT1/CLK1/VD0	UART2 - 2 wire	SXD02			
GP7	ADC7/CT51#	ADC GFX			Conflict with ADC	
GP3	SBU5V/DIO3/DT181#/ID7					
GP2	PWM7/REG1#	UART2 - Full / GPIO				
GP5	RT51#	UART2 - Full / GPIO				
GP5	ADC5/DC01#	ADC			Conflict with ADC	
GP6	ADC6/DS1#	ADC			Conflict with ADC	
Second SPI function						
GP45	PWM6/SSCK	SSPI			For SPI Devices	
GP3	KSO16/SMOS#	SSPI				
GP5	KSO17/SM50	SSPI				
GP40	SSC1	HW Strap / SSP				
GP62	SSC0W	HW Strap SPI				
Hardware Monitor						
GP6	SMCLK2/PECC	PECC				
GP8	ADC3	T1 Tolerant 3V	T1			
GP1	ADC1	T2 Tolerant 3V	T2			
GP2	ADC2	T3 Tolerant 3V				
GP3	ADC3	ADC 5V	ADC 5V			
GP1	ADC4	ADC 1.2V	ADC 1.2V			
GP5	ADC5/DC01#	ADC MEM 7	ADC MEM		Follow COM-TGUC6; Otherwise, it should connect to pin F1D.	
GP6	ADC6/DS1#	ADC MEM 7	ADC MEM			
GP7	ADC7/CT51#	ADC GFX 7				
Wake Function						
GP0	RI#	WAKE1#	WAKE1#			
GP1	RI#	WAKE2#	WAKE1#			
IR RX function						
GP0	CR0	CEM IRX				
PWM Controller						
GP4	PWM4	PWM1				
GP45	PWM5	PWM2				
Backlight brightness controller function						
GP43	PWM3	Brightness			For LVDS only	
N/A	KSO10	I_BLK_EN			eSP or LVDS	
N/A	KSO11	O_BLK_EN			eSP or LVDS	
Timer interrupt function						
GP4	TMRR0	TMRR0				
GP6	TMRR1	TMRR1				
DAC Controller						
GP3	DAC2/TACH0B	Reserved				
GP3	DAC2/TACH1B	Reserved				
Flexible GPIO						
GP2	PS2CLK	LEEC				
GP3	PS2DATA	Reserved				
GP5	PS2CLK	BIOS_SEL0(GPIO)	BIOS_SEL0(GPIO)		BIOS_SEL0: 選擇 BIOS boot from Module or C/B	
GP5	PS2DATA	BIOS_SEL1(GPIO)	BIOS_SEL1(GPIO)		BIOS_SEL1: 選擇 LPC or eSPI interface operation	
N/A	KSO5	Reserved				
N/A	KSO2	SLEEP#	SLEEP#			
N/A	KSO2	LID#	LID#			
N/A	KSO3	B0S_0161(GPIO)	B0S_0161(GPIO)		Follow COM-TGUC6; Otherwise, it should connect to pin K8.	
N/A	KSO4	B0S_0162(GPIO)	B0S_0162(GPIO)		Follow COM-TGUC6; Otherwise, it should connect to pin M8.	
N/A	KSO5	eSPI_EN(GPIO)	eSPI_EN(GPIO)			
N/A	KSO6	B0D_0101(GPIO)	B0ARD_ID#			
N/A	KSO7	B0D_0202(GPIO)	BOARD_ID#			
N/A	KSO8	I_BATLOW#	I_BATLOW#			
N/A	KSO9	O_BATLOW#	O_BATLOW#			

The EC will bypass this signal if there are no special requirements.

Power Delivery



+V2P5S_SSD	0.588A
+V1P2S_SSD	496mA
+V0.9S_SSD	0.664A



GPP_D10	TBT LSX #2 PINS VCCIO CONFIGURATION
0	1.8V
1 *	3.3V

The internal pull-down 20k is disabled after RSMRST# de-asserts.



20200724 Remove reserved Pull low

0 = DDP3 I2C / TBT_LSX2 / BBSB_LS2 pins at 1.8V
1 = DDP3 I2C / TBT_LSX2 / BBSB_LS2 pins at 3.3V

GPP_D12	TBT LSX #3 PINS VCCIO CONFIGURATION
0	1.8V
1 *	3.3V

The internal pull-down 20k is disabled after RSMRST# de-asserts.



20200724 Remove reserved Pull low

0 = DDP4 I2C / TBT_LSX3 / BBSB_LS3 pins at 1.8V
1 = DDP4 I2C / TBT_LSX3 / BBSB_LS3 pins at 3.3V

TBT_LSX0_RXD	TBT LSX #0 PINS VCCIO CONFIGURATION
0	1.8V
1 *	3.3V

This strap has a 20 kohm ± 30% internal pull-down.




20200724 Remove reserved Pull low



TBT_LSX1_RXD	TBT LSX #1 PINS VCCIO CONFIGURATION
0	1.8V
1 *	3.3V

This strap has a 20 kohm ± 30% internal pull-down



20200724 Remove reserved Pull low







Table 41. TCP Port Signal Mapping For DisplayPort*

Description	Signal Mapping	
	DDI	DP+/-
Main Link (Tx)	TCP_TX0	DP Lane_0
	TCP_TX1	DP Lane_2
	TCP_TXRX0	DP Lane_1
	TCP_TXRX1	DP Lane_3

Note: Apply to TCP ports only.

SoC LPDDR4x x32



PCH

Signal	Device	Pin	Signal	Device	Pin
SPI0_PCH_CLK	R2911	52	SPI0_CLK		
SPI0_PCH_SI	R2424	5%	SPI0_SI		(21)
SPI0_PCH_SO	R2502	5%	SPI0_SO		(21)
SPI0_PCH_CS0	R2422	5%	SPI0_S0		(21)
SPI0_PCH_CS0#	R2508	52	SPI0_S0		(21)
	R2420	5%	SPI0_CS0#		
	R2500	5%			

SPI Level shifter

AD2, 20210226

modify that EC and BIOS connect their own SPI Flash.
Remove RST2land RST4=RS001.
Change RST917, RS007, RS058, RS536, RS537 from 0 to 62 ohm ±5% based on
607812_100_103_F0C_S02v2p2.

SPI0_PCH_CLK

SoC SPI/LPC/SMBus

R43
 100K
 5%
 R0201

CPU1E

5 OF 21

[illegible]

Pin	Signal	IO	Notes
DM5	GPP_E17/THCO_SPI1_CLK	IO	
DM6	GPP_E2/THCO_SPI1_IO3	IO	GPP_B23/SML1ALE
DM7	GPP_E1/THCO_SPI1_IO2	IO	
DM8	GPP_E12/THCO_SPI1_IO1	IO	
DM9	GPP_E13/THCO_SPI1_IO0	IO	GF
DM10	GPP_E10/THCO_SPI1_CS#	Un driven	GPP_A2/ESQ1_IO2/SU
DV11		Un driven	

[illegible]

Signal	Pin	Function	Notes
U1A	1	GPP_F17/THC1_SPI2_RST#	Unwired
DH3	2	CL_CLK	PU 31.25/PD 100 ohm
DH3	3	CL_DATA	PU 31.25/PD 100 ohm
DP2	4	CL_RST#	Drive High/Low

14-CPU-BERES-BGA1449P-0

Note: SUSPWRDNACK is not available on SLP_Air and SUSPWRDNACK signals are determine if PCH requires the suspend

PECL_EC R73 43

The schematic shows a power supply connection. A 5% tolerance resistor, labeled R0402, is connected to a +V1P05_VCCSTG_LGC supply through a 50 ohm resistor, labeled R78.

[illegible]

Timing diagram for H_THRMTRIP_# signal. The signal is shown as a purple trace with a 60.4 ns delay. It is connected to R0402, R81, R83, and R85. The signal is also connected to H_PECI, H_PROCHOT_CPU#, and THRMTRIP#. The signal is connected to CATERM#, PECI, PROCHOT#, and THRMTRIP#. The signal is connected to PROC_TRST#, PROC_TMS#, PROC_TDO#, PROC_TDI#, and PROC_TCK#.

[illegible]

TP65 TP20 CPU_KBRST# DJ27 GPP_H19/TIME_SYNC0

14-CPU-SERIES:80A14MR-2	
9	9
CPUNSSC CLOCK FREQ	28.4MHz/CLOCK FROM DIRECT CRYSTAL

0 *	38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT)
1	19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL)

Default: Internal PullDown: 20K

The internal pull-down is disabled after RSMAS# asserts.

- When used as PCHIO# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.
- This signal is in the primary well.

The diagram shows a node labeled **SMLALERT#**. It is connected to **V3P3A** through a resistor **R102** with a value of **150K**. It is also connected to ground through a resistor **R0402** with a value of **1%**.

0200921
Remove BDG_ESPI_ALT_3P3#
level-shifter due to following CRB

[illegible]

SML1ALERT#	CPUNSSC CLOCK FREQ
0*	38.4MHz CLOCK FROM DIRECT CRYSTAL (DEFAULT)
1	19.2MHz CLOCK FROM DIVIDER (DERIVED FROM 38.4MHz CRYSTAL)

* Default, Internal Pull-Down 20k

- The internal pull-down is disabled after RSMRST# de-asserts.
- When used as PCHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.
- This signal is in the primary

SML1ALERT# R102 20k R103 150k +V3P3A 1%

Change R46/R47 from 1k(0201) to 499ohm (0402) for 1225.

R42, 2022J302

Part	Value	Package
SMB_CLK	R42	1K
SMB_CLK	R2021	5%
SMB_DATA	R44	1K
SMB_DATA	R2023	5%
LAN_SM_CLK	R46	499
LAN_SM_DATA	R4202	1%
LAN_SM_DATA	R47	499
ED-SAMPLEIN	SD4406	1%
ED-SAMPLEIN	R48	1K
ED-SAMPLEIN	R2021	5%
EC_SMDAT0	R50	1K
EC_SMDAT0	R2021	5%

[illegible]

The diagram illustrates the timing relationships for JTAG signals between the CPU and PCH. The CPU JTAG signals (XDP_CPU_JTAG_*) are connected to TP20, TP35, and TP36. The PCH JTAG signals (XDP_PCH_JTAG_*) are connected to TP20, TP37, and TP38. The PRECISE and PREVIEW signals are connected to TP20 and TP36. The CPU_EAR signal is shown. A note indicates that TP38 may be removed.

SN74ALP1G07DLR level-shift

A02, 20210413 Jeff D. suggestion for SMBus Driving Issue
Remove Q5 and change R105 & R108 to 0ohm (0201) for SMB_DATA/SMB_CLK.

The diagram shows a 5V supply connected to pin 5 (VCC) and pin 1 (GND). Pin 2 (NC) is connected to H_THRMTRIP_B. Pin 3 (A) is connected to GND. Pin 4 (Y) is connected to pin 6 (VCC).

SMB_CLK **R108** **0** **To COMA connector**
R0201 **5%** **SMB_CLK_S (17)**

* Default, Internal Pull-Down 20K

* Default, Internal Pull-Down 20K

Schematic diagram of the SML0ALERT# pin. The pin is labeled SML0ALERT# in red. It is connected to a resistor network consisting of R58 and RD402, which is pulled up to +V3P3A. The resistor value is 150K with a 1% tolerance.

This strap has a 20 kohm \pm 30% internal pull-down.

	This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.
This strap has a 20 kohm \pm 30% internal pull-down.	

[illegible]

Timing diagram for XDP_CPU_JTAG signals:

- XDP_CPU_JTAG_TDO: 5% delay from R88, R0201
- XDP_CPU_JTAG_TDI: 5% delay from R89, R0201
- XDP_CPU_JTAG_TMS: 5% delay from R93, TP34, TP20
- XDP_CPU_JTAG_TCLK: 5% delay from R93, R0201

Note: PLACE RES CLOSE TO CPU
connect to pin H4 with TP

PC541
0.1uF
6.3V
C0201

+V3P3A

R08
10K
1%
R0201

PCH_THRMTRIP#

PCH_THRMTRIP# (17)

AAEON Technology INC.	
File	


SoC HDA/Board ID

Undriven

A02, 20210406
Due to detecting ME version problem and CPU1.DT37 internal low level problem.
Change R115 from pull high 1k ohm to pull down 1k ohm.


HDA_SDO	Flash Descriptor Security Override
0 *	Disabled (Default)
1	Enable (Disable ME)(debug ONLY)

* Default, Internal Pull-Down 20K




SPKR	Top Swap Override
0 *	Disabled
1	Enable

* Default, Internal Pull-Down 20K





GSP11_MOSI	No Reboot
0 *	Disable No Reboot mode
1	Enable No Reboot mode(1TP/XDP)

* Default, Internal Pull-Down 20K
SAMPLING- PCH_PWROK



Design Note: ALL GPP_R ARE ON VCCPGPPR POWER WELL = V3P3A
Note: All HDA R placement close to SOC



CPU1G


7 OF 21




14-CPU-SERIES-BGA1449P-0

CPU1F

6 OF 21




A02, 20210226 Due to adding intel I225
Remove TPM circuit for PM requirement (Add I225).
Remove TPM_PIRQ# (DU19).



A02, 20210303
Remove reserved CPU_SSD_PWREN (DV25).



BOARD ID



SoC PCIe/SATA/USB

SATA

A02, 20210303, Change C11/C12 placement for I225.
*Design Note:
The AC coupling capacitors should be placed within 1 inch of the transmit or receiver side.

LAN_GbE

PCIe x4

USB 3.2

USB2.0

Flex HSIO Lane	0	1	2	3	4	5	6	7	8	9	10	11
HSIO Type and Lane	USB 3.2 Gen 1x1/2x1 #1	USB 3.2 Gen 1x1/2x1 #2	USB 3.2 Gen 1x1/2x1 #3	USB 3.2 Gen 1x1/2x1 #4	PCIe* #5	PCIe* #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12
	PCIe* #1	PCIe* #2	PCIe* #3	PCIe* #4							SATA 0	SATA 1
							GbE	GbE	GbE			

PCI Express* Support

The TGL UP4/UP3 processor PCI Express* interface is a 4-lane (x4) port. The interconnect between the TGL UP4/UP3 processor and NVMe* storage provided through the M.2 connector. In addition, it will support graphics PCIe Gen4 devices too.


The TGL UP4/UP3/H processor supports the configurations shown in the following table:

PCI Express* 4 -lane Bifurcation and Lane Reversal Mapping

Bifurcation	Link Width	CFG Signals	Lanes			
	0:6:0	CFG [14]	0	1	2	3
1x4	x4	1	0	1	2	3
1x4 Reversed	x4	0	3	2	1	0

Note: PCIe* Port60 is a single x4 port without bifurcation capabilities, thus bifurcation pin straps are not applicable

CPU1H




SoC PCIE_CLK/ RTC/ XTAL

LAN I225

Carrier board

PCIe SSD

CLKOUT_PCIE_P /N [6:4, 2:1] = Support up to PCIe Gen3
CLKOUT_PCIE_P /N [3, 0] = Support up to PCIe Gen4




RTC_RESET

Status of CLR_CMOS at G3/55/50		
CLR_CMOS	RTCRST#	SRTCST
HIGH (SW"SHORT")	RESET	RESET
LOW (SW"OPEN")	Normal Operation	Normal Operation


short to clear CMOS

XTAL 32.768KHz







20201021 Change P/N of Y1 from 1231327631 to 1231327632 following COM-TGUC6.
20201021 Change P/N of Y2 from 1231038450 to 1231038451 following COM-TGUC6.


XTAL 38.4MHz



A02, 20210304 XTAL vendor suggestion & verification
Change C18/C19 from 15pF to 10pF.



SOC_RTC



SoC CNVi

GPP_F0	XTAL SEL1
0 *	38.4/19.2MHZ (DEFAULT)
1	24MHZ (25 MHZ WHEN XTAL FREQ DIVIDER NON ZERO)

* Default, Internal Pull-Down 20k
24 MHz crystal is not supported

Remove reserve PU R, change to Test Point.

TP44 **GPP_F0**
TP20

GPP_F2	M.2 CNVi Mode Select
0	Integrated CNVi enabled.
1 *	Integrated CNVi disabled.

This strap does not have an internal pull-up or pull-down. A weak external pull-up is required.


+V3P3A

May change 0201
R158 4.7K **GPP_F2**
R0402 1%
Remove reserve PD R

R157 **Do Not Solder**
R0402 1% **CNV_WT_RCOMP**

GPP_F2

GPP_F0



14-CPU-SERIES-BGA1449P-0

A0.2

AAEON Technology INC.	
Title SoC CNVi	
Size	Document Number NANOCOM-TGU
Date:	Thursday, April 15, 2021
Sheet	11 of 34
Rev	A0.2_0_0

SoC System

GPD7	Reserved
	This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.

This strap has a 20 kohm ± 30% internal pull-down.



SPIVCCIOSEL	STRAP FOR SPI 1.8V/3.3V SELECTION
0 *	3.3 V
1	1.8 V



An external resistor is required.




+VCC_RTC

R179 1M SM_INTRUDER#
R0402 1%


PDG: DSW_PWROK and RSMRST# are always separate power good signals



Nanocom-TGU don't support C10 Deep Sleep mode.



SoC Power




Note: Intel COME CRB Place 1uF x 24 for +VCCCORE


+VCCCORE@65A

(+2V)


22uF x 8~10 for UP3




10uF x 6~12 for UP3



10pF x 6 for EMC




Place the PU resistors close to CPU




A0.2

AAEON Technology INC.	
Title	SoC Power1
Size	Document Number
Date:	Thursday, April 22, 2021
Sheet	14
of	34
Rev	A0.2_0_0

PCH Power



SoC GND



20200214, PDG Table 177. Signals Required for IFDIM at these pins (A4, A6, DU53, DT52, Y2, D2, C1)

LPDDR4x CHA

*LPDDR4x type:

1. 8GB per SDRAM support 4266

PN:1468X00013

(TF)SDRAM.SMD.64(2Gig x 32)Gb.8GB.2133MHz.1.1V.FBGA.200P.X8.LPDDR4/4x.4266(Mb/s/pin).Micron.MT53E2G32D4DT-046 WT:A

2.4GB per SDRAM support 3733



PN:1468X00012

(TF)SDRAM.SMD.32(1024Mx32)Gb.4GB.1866MHz.1.1V.FBGA.200P.X8.LPDDR4/4x.Micron.MT53D1024M32D4DT-053 WT:D




U28
200P.MT53E2G32D4DT-046 WT:A

*Layout note:
Each 8 bits
swap by routing

A02, 20210325 SWAP DQ cause re-routing DDR net.




20210324 Saving PCB space for DDR routing & follow PDG about the caps amount
Remove C2302/C2293 for +VDDQ_MEM.
Remove C2304/C2295 for +VDDQ_LP4X_MEM.
Remove C2301/C2300 for +V1.8U_MEM.




LPDDR4x CHB

U29
200P.MT53E2G32D4DT-046 WT-A.



*Layout note:
Each 8 bits
swap by routing
A02, 20210325 SWAP DQ cause re-routing DDR net.



(18) DDR4_DRAMRST_R_N



20210324 Saving PCB space for DDR routing & follow PDG about the caps amount
Remove C2282/C2289 for +VDDQ_MEM.
Remove C2280/C2290 for +VDDQ_LP4X_MEM.
Remove C2278/C2285 for +V1.8U_MEM.




A0.2

AAEON Technology INC.		Rev	
Title		LPDDR4x (2/2)	
Size		Document Number	
B		NANOCOM-TGU	
Date:		Thursday, April 22, 2021	
Sheet		19 of 34	









A02_20210303 Saving PCB Space
Change PWR connection from +V3.3A_RTC_EC to +VCC_RTC for reduce 2 pins.

A02_20210303
Confirmed with EIT that follow COM-TG06 EC pin definition.
Change U33 from IT5571 (148X000003) to IT8528 (1480B85283).




A02_20210222
Due to PM spec modification from IT5571 to 8528.
Add PWR pin circuit.


A02_20210316
Remove SPI Isolation (Q7/Q9/Q10 circuit) for layout routing.



SPI Level-Shift




For PCIe SSD 1 Pull high and One Level-shifter use




BIOS Switch MB/CB

L: Module
H: Carrier




SPI ROM Flash Tool

20200526, Add BIOS Label




1462002564 / (TF)IC.Flash Memory.256M Bit serial.SOP-8(209mil).w/ Dual & Quad SPI.SMD.MACRONIX.MX25L25645GM2I-08G

Reserve for SPI Programming



NOTE: CS# does not need series resistor.


*Jumper wire reference for Debug use:



Notes	Details
Number of vias allowed	1
Reference plane	Continuous ground only
Max Frequency	50MHz
R1	75Ω±5% for 1.8V, 62Ω±5% for 3.3V To be placed on SFP0 CLK, SFP0 MISO, SFP0 MOSI, SFP0 IO_2 and SFP0 IO_3

TPM

DSW_PWROK Control



$3.3V \times 10 / (10+33) = 0.767$


ENIN $V_{IH} = 0.3 \times V_{CC} + 0.2 = 1.19V$
ENIN $V_{IL} = 0.3 \times V_{CC} - 0.2 = 0.79V$

ENOUT/ENOUT# Voltage Low (MAX =0.4V),When
 $V_{in} < V_{th_falling} (ENOUT) / V_{in} > V_{th_rising} (ENOUT\#)$

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY					
V _{CC} Operating Voltage Range	2.25		3.6	V	
V _{IN} Operating Voltage Range	0		22	V	
Supply Current		10	15	μA	
V _{IN} Rising Threshold, V _{TH_RISING}	0.56	0.6	0.64	V	V _{CC} = 3.3 V
V _{IN} Falling Threshold, V _{TH_FALLING}	0.545	0.585	0.625	V	V _{CC} = 3.3 V
V _{IN} Hysteresis		15		mV	


RSMRST# Control



NOTE:
PDG PAGE422, RSMRST# must always be driven low before any of the PRIMARY rails fall below the lower end of their tolerance band. This is true for all power states transitions including emergency power loss.
RSMRST# is de-asserted by EC of O_RSMRSTon G3->S5, Asserted by VR of V3P3A_EN at S5->G3 before VccPRIM dropping.






A0.2

20210303, A02, Change ethernet controller from I219 (1440219LM0) to I225(144X000026)(U8).







***SMBUS DESIGN NOTE:**
1. I225 SMBUS speed default is 1MHz so the pull-ups should be 499ohm.
2. When adding VoltageShifter/Buffer/Repeater on the SMBUS, the pull-up value might change to 1Kohm.
3. Change the pull-ups to 2.2Kohm when runs @400KHz or 10Kohm when runs @100KHz.

***PCIe DESIGN NOTE:**
PCIe must be configured as a standard PCIe port. Do Not configure to the Gbe port (like I219).



*LED DESIGN NOTE:
There is no specific industrial standard for Ethernet LEDs.
This schematic just shows the most common SPEED LED configuration:
Highest Speed - Green
2nd Highest Speed - Yellow
All other lower Speeds - OFF
No Cable/Link - OFF
All LED pins are set active low. See Datasheet for additional info.








+V3P3A_ESPI 20200821 follow Intel COME Board
Only PU R, Remove PD R

R506
R0201
10K
1%
BDG_BT_DN


$$I_{LMT} = I_{LMT_Valley} + \frac{V_o \times (V_{IN} - V_o)}{2 \times V_{IN} \times L \times F_{SW}}$$

$$= 1.5412 \times R_{lim} + \frac{V_o \times (V_{IN} - V_o)}{2 \times V_{IN} \times L \times F_{SW}}$$

Resistance @ MODEFSBET Pin (3%, ±1%)	Frequency (kHz)	Operation Mode
0	600	FCOM
2.49k	1000	FCOM
4.99k	500	Auto COM/COM
7.5k	500	FCOM
10.5k	600	Auto COM/COM
12.1k	800	Auto COM/COM
14.0k	1000	Auto COM/COM
Float	800	FCOM




+V5_DUAL / 1.62A-->1.914A
+V5_DUAL




U142料料號申請中141X000011

+V3P3A/ 0.5A




+VDDQ


20200929 Run out of PCB space for DDR4 Memory down
Change design from DDR4 to LPDDR4x
Modify +VDDQ/+VDDQ_VPP/+VDDQ_TX for PUS/U137/U140



+VDDQ_VPP




+VDDQ_TX



Tiger Lake IMVP9

A02, 20210310 Saving PCB space
CUZ PM adding more spec modification, must narrow IMPV9 circuit (+VCCCORE) to saving more PCB space.
Remove whole IMPV9 circuit to add whole New IMPV9 circuit (PU30).



A0.2



Aeon[®]
An ASUS Company

	AAEON Technology INC.
--	------------------------------

Title	PWR_IMVP9 Controller
-------	-----------------------------

Size	Document Number
Custom	NANOCOM-TGU

A0.2_0_0

Date:	Thursday, April 22, 2021	Sheet	29	of	34
-------	--------------------------	-------	----	----	----

02, 20210323 Randy modify
change the PWR of PRL78 from +V5 DUAL to +V3P3A.



V3P3A

A02, 20210323 Randy modify
Change the PWR of PR178 from +V5_DUAL to +V3P3A.

+V3P3A

+V3P3A@100uA

PR186 5% 0ohm, R0402



A0.2



AAEON Technology INC.

③ Title **RWP +VCCOPE**


Size	Document Number
------	-----------------

Custom NANOCOM-TGU


Rev	A0.2_0_0
-----	----------

+VCCIN_AUX

A02, 20210310 Saving PCB space
CU2 PM adding more spec modification, must narrow IMV99 circuit (+VCCIN_AUX) to saving more PCB space.
Remove whole +VCCIN_AUX circuit to add whole New +VCCIN_AUX circuit (PU12).



+V1P8A



A02

+V1P05_OUT_FET@0.5A

+V5_DUAL

+VCCST_CPU@0.5A

VIN: 0.5V~13.5V

PU16

VIN_1 VIN_9

VCC

BLEED

VOUT_7 VOUT_8

GND

NCP45520IMNTWG-H

DN8F-2X2-1

PC142

0.1uF

6.3V

C0201

PC144

10uF

10V

C3402

PR1

10K

R0201

1%

V3P3A

V1P05_OUT_FET

PR158

10K

R0201

1%

V3P3A

VCCST_EN

VCCST_PG

+VCCST_CPU

PC518

10uF

10V

C0402

R0402

150

1%

PR156

1%


+VCCST_DISCHARGE

If VccST has a discharge circuit, either integrated into its load switch or externally on the motherboard, then VccSTG nominal Rdischarge <= VccSTG Rdischarge.

[illegible]

A02, 20210303 Split VCCSTG due to Sighting #632245
and based on IPS 00557861 replied.
Remove PU14/PU15/PQ3/PU20/PU24 circuit for saving PCB space.



 An ASUS Company	AEEON Technology INC.		
	Title		
	PWR_+VCCST_CPU/+VCCSTG_CPU		
	Size	Document Number	Rev
	NANOCOM-TGU		A0.2_0_0
Date:	Thursday, April 22, 2021	Sheet 32	of 34


PCIe SSD 3* PWR supply

A02, 20210310 Saving PCB space
 C02 PM adding more space modification, must narrow 3 PCIe SSD PWR (2.5V/1.2V/0.9V) to saving more PCB space.
 Remove whole PCIe SSD PWR circuit to add whole New 3 * Buck circuits (PU33/PU34/PU35).

A02, 20210312 Change PWR source from +V3P3A to +V5_DUAL for layout routing.


20201029 A02 Vendor update PWR consumption spec
 20210303 A02 Support 512GB for PM spec update
 Change Max. current from 0.588 to 1.14A.

+V2P5S_SSD




1. Power domain:


1.4 Power on sequence timing parameter



+V1P2S_SSD



+V0P9S_SSD



NANOCOM-TGU Revision History

NANOCOM-TGU A0.2_0_0 PCB: 1907NATU01 Date: 2021/03/10

01. Project code: E210103 分BOM
02. Model name: NANOCOM-TGU 1. 9697NATU01-D (TJ)ASSY.NANOCOM-TGU Rev.A0.1_0_0 Intel Tiger Lake UP3 13-1115G4E LPDDR4x 16GB PCIe SSD 64GB
03. Model revision: A0.2_0_0 2. 9697NATU02-D (TJ)ASSY.NANOCOM-TGU Rev.A0.1_0_0 Intel Tiger Lake UP3 13-1115GRE LPDDR4x 16GB PCIe SSD 64GB
04. 96-Level: 9697NATU01 3. 9697NATU03-D (TJ)ASSY.NANOCOM-TGU Rev.A0.1_0_0 Intel Tiger Lake UP3 15-1145GRE LPDDR4x 16GB PCIe SSD 64GB
05. PCB料號: 1907NATU01 4. 9697NATU04-D (TJ)ASSY.NANOCOM-TGU Rev.A0.1_0_0 Intel Tiger Lake UP3 17-1185G7E LPDDR4x 16GB PCIe SSD 64GB
06. PCB厚度: 2.0 mm 5. 9697NATU05-D (TJ)ASSY.NANOCOM-TGU Rev.A0.1_0_0 Intel Tiger Lake UP3 17-1185GRE LPDDR4x 16GB PCIe SSD 64GB
07. PCB圖層: 16 Layer
08. 連板數量: 2 pcs
09. 2層HDI

Revision History

Page 1

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.	Bug ID
1	10	38.4MHz	03/10	HW	XTAL vendor suggestion and verification.	Change C18/C19 from 15pF to 10pF.	A02	
2	12	SLP_S0#	03/03	HW	PDG require pull-up resistor on SLP_S0# if a device is monitoring SLP_S0# before RSMRST# de-assertion	Modify R186 from pull down to pull high for SLP_S0#.	A02	
3	32, 12	Split VCCST and VCCSTG PWR	03/03	HW	Due to Intel Sighting Report #632245, the System May Fail to Exit S3. Enable VCCST with +V3P3A pull high and VCCSTG with SLP_S3#.	Remove PU14/PU15/PQ3/PU20/PU24 circuit for saving PCB space and based on IPS 00557861 replied. Remove R183 and directly short net. Move PR160 to CPU side. Add PC546 to CPU side cuz lead SW side is no enough PCB space. Add PU29 circuit. VCCSTG EN pin connect to SLP_S3# based on IPS 00557861 replied. Based on Sighting #632245, change EN of PU16 to Pull high PR1 to +V3P3A. Change PC144 from 10uF to 5 uF.	A02	
4	20	EC PWR	02/22	HW	Due to PM spec modification from IT5571 to IT8528.	Remove LDO (U9) & connect to FB83.	A02	
5	21	EC PWR	02/22	HW	Due to PM spec modification from IT5571 to IT8528.	Remove R2909 and R2910 & connect to +V3P3A.	A02	
6	27	Switch SVSB & 5Vcore for +V5_DUAL	02/26	HW	CUZ the PG of +V5A discharge slowly, casue MOS switch mismatch and let +V5_DUAL turn off, then turn on.	Change the PG of PWR from +V5A to V5IN_VCC (internal LDO PWR).	A02	
7	27	Fix +V5A enable & Choke modification	02/26	HW	CUZ the voltage divider is wrong for +V5A EN, FAE suggest the correct value. Due to the height of choke for PM requirement.	Change PR524 from 26.1kohm to 120kohm and change PR525 from 10kohm to 22kohm. Change L26 from 1211102276 to 1211X00044.	A02	
8	21, 07, 06	Remove TPM	02/26	HW	Remove TPM circuit for PM requirement (Add intel I225).	Remove SPI0, TPM, CS2# (DF39), the TPM net of Q119, R8977, R8978, R8974, R8976, R8979-R8982, R8975, C2332-C2335, U151 and TPM_PIRQ# (DU19).	A02	
9	21, 07	Remove Sharing Flash	02/26	HW	Due to SW EE unable supporting sharing SPI Flash design, remove EC and BIOS sharing SPI Flash design. And EC and BIOS connect their own SPI Flash.	Remove R2904 and R8949-R8950. Change R2917, R8507, R8508, R8536, R8537 from 0 to 62 ohm ±5% based on 607872 1TL UP3 PDG Rev22p2. Change R8502, R8504, R8505 from 15 to 0ohm. Change R8503, R8506 from 49.9 to 0ohm. Add R8085 for Jumper wire. Remove R518 (VR_RDY) cuz no use.	A02	
10	20	Add SPI ROM	03/02	HW	Due to PM spec modification from IT5571 to IT8528.	Add SPI ROM circuit Q7A/Q9/Q120/U11. Add TP89-TP91 for programming code.	A02	
11	20, 33, 12	Change EC	03/02	HW	Due to PM spec modification from IT5571 to IT8528.	Remove reserved EC_SSD_PWREN & R8546/R8548. Remove reserved SX_EXIT_HOLDOFF#(M8) & R2912. Remove reserved EC_PM_SLP_S0#(N12) & R177. Change PWR connection from +V5_A, R1C, EC to +VCC_RTC for reduce 2 diodes. Confirmed with Elf that follow COM-TGU6 pin definition. No use EC_A_PROCHOT# for COM-TGU6, so NC N7. Remove reserved PCI_R_THERMTRIP#(C1). Due to No USE reserved function, remove R2916 (VRALERT#) and TP64(GPJT). Change from TP63 to R361 for IT8528. Change U33 from IT5571 (14A000003) to IT8528 (14E0085283). For details, please refer to page 20 for modification.	A02	
12	23, 9, 7	Change to I225	03/02 --4/16	HW	Due to PM spec modification from I219 to I225.	Change U8 from 144x219uM (I219) to 144x000u026 (I225) including whole related circuit. Change R46R47 from 1k(0201) to 499ohm (0402) for I225. Change C2346 & C2347 from 10pF to 20pF based on Intel CRB. LAN_DISABLE_R remove PD 10kohm for saving PCB space. LAN_SDP0 reserve TP96 & Remove reserved PJ 10k & PD 10k for saving PCB space. Remove PM_LAN1PHY_ENABLE (DT41) cuz this give to I219 use. Add C2351 for U8 pin decoupling. Change XTAL(Y4) back to 12310025A5 cuz 12310025AF doesn't suggest by purchaser and lead time 1 year/no stock in Aason.	A02	
13	27	Fix PWR Down Sequence fail	03/05	HW	Due to RSMRST# / DSW_PWROK / SLP_SUS# PWR Down Sequence fail, RSMRST# & DSW_PWROK must fail faster than +V3P3A and SLP_SUS# must fail faster than +V5P5A.	Remove R8569 & R8568 for saving PCB space Add U142 (TLV809EA46DPWR) and C2352 for monitor SS# and sending reset to fix per down issue. 20200924 Due to the push-pull output of U12. Remove R8571 & R8570 for 3.3V voltage divider.	A02	
14	17, 20, 29, 30	PM update spec	03/10	PM	CUZ PM spec modification add I225 and IT8528, must narrow IMVP9 circuit (+VCCCORE / +VCCIN_AUX) to saving more PCB space.	Remove whole IMVP9 circuit to add whole New IMVP9 circuit (PU30/PU31/ PU32). Remove whole +VCCIN_AUX circuit to add whole New +VCCIN_AUX circuit (PU12). Move R2897 and R2898 to B2B (CN57) side. Change Net Name from EC_SMBCLK_RIEC_SMBDATA_R to I2C_R_CLK & I2C_R_DAT. Add TP108-TP112 for programing IMVP9.	A02	
15	33, 8	PM update spec	03/10	PM	CUZ PM spec modification add I225 and IT8528, must narrow 3 PCIe SSD PWR (2.5V1/2V0/3V) to saving more PCB space. Support 512GB for PM spec update & vendor update PWR consumption spec to design PWR.	Remove whole 3 * PCIe SSD PWR circuits to add whole New 3 * Buck circuits (PU33/PU34/PU9). Remove reserved CPU_SSD_PWREN (DV25) & R8547. Due to spec support 512GB. +V2P5S_SSD change Max. current from 0.588 to 0.747A. +V1P2S_SSD change Max. current from 0.588 to 1.14A. +V0P9S_SSD change Max. current from 0.664 to 0.896A.	A02	
16	27	PM update spec	03/02	HW	Due to PM requirment for I225 and PCIe SSD support 512GB.	Change +V5A (PU1) from 13.82A to 14.294A and +V3P3A (PU3) from 2.45A to 2.9A.	A02	
17	31	PWR PG Modify	03/11	HW	PWR team change Pull up PWR rail from +V5_DUAL to +V3P3A for the EN pin of PU12.	Change PR129 Pull up PWR rail from +V5_DUAL to +V3P3A.	A02	
18	7, 5, 10	Saving PCB space	03/16	HW	Due to PCB limitation, remove reserved parts. And change parts size.	Remove TP4 (DK13) / TP1 (DK23)/C105/U16. Change PR533/PR534 from 1055510024 to 105B501039 (0201). Remove U16 SPI Level-Shift for saving PCB space.	A02	
19	20	Routing	03/16	HW	Due to PCB space limitation, remove SPI isolation circuit.	Remove SPI isolation (Q7/Q9/Q120 circuit) for layout routing.	A02	
20	12	SLP_S0#	03/17	HW	Based on PDG suggestion	Mount R2911.	A02	
21	23	LAN WAKE	03/19	HW	TGU only support I219 LAN WAKE from 576581-tgl-pch-eds-vol1-rw2p1.	Connect R9012 to PCIe WAKE & Reserve R8990 for LAN WAKE.	A02	
22	30, 27	PWR modify	3/23	HW	Randy Modify	Change the PWR of PR179 & PR186 from +V5_DUAL to +V3P3A. Add PC574 (22uF) for +V3P3A. Add C2352 (33uF) for +V5IN. Change PR162 to (105A595303) 953 ohm & change PR174 to (1050568124) 68.1K ohm for IMVP9.	A02	
23	06	Unuse DDR	3/24	HW	Follow PDG & CRB for Unused DDR signals	Connect CPU1_AJES3 (ALERT) to GND at CPU side. Follow CRB and Remove no use TP for (CPU1_AJ49).	A02	
24	18, 19, 13	Saving PCB space	4/8	HW	Saving PCB space for DDR routing & follow PDG about the caps amount.	Remove C2302/C2293/C2282/C2289 for +VDDQ_MEM. Remove C2304/C2295/C2280/C2290 for +VDDQ_LP4X_MEM. Remove C2301/C2300/C2278/C2285 for +V1_8U_MEM. Remove all BPM nets and R203 (CPU1_Y3) & R204 (CPU1_M4) & R205 (CPU1_AB4) & R206 (CPU1_Y2).	A02	
25	08	ME	4/6	HW	Due to detecting ME version problem and CPU1_DT37 internal low level problem.	Change R115 from pull high 1k ohm to pull down 1k ohm.	A02	
26	07	SMBUS	4/6	HW	Jeff D. suggestion for SMBus Driving Issue	Remove Q5 and change R105 & R108 to 0ohm (0201) for SMB_DATA/SMB_CLK.	A02	