


Project Name: COM-TGHB6

Project Number: Version: A0.1_0_0



Page	Index
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Power Sequence
5	CLK Tree
6	PROCESSOR_DMI/PEG
7	PROCESSOR_DDR4
8	PROCESSOR_DDI1/eDP
9	PROCESSOR_DDI2
10	PROCESSOR_CLK/CFG/RSVD
11	PROCESSOR_PWR1
12	PROCESSOR_PWR2 PROCESSOR_VSS
13	
15	PCH_CLK PCH_DMU/MISC
16	PCH_USB3/USB2/SPI
17	PCH_USBS/USBZ/SPI
18	PCH_ISH/DMIC/HDA/SMLINK/I2S
19	PCH_UART/GPIO/eSPI/JTAG/SMB
20	OTHER STRAP
21	PCH PWR
22	PCH_VSS
23	DDR4 CH A_SO-DIMM1
24	DDR4 CH A_SO-DIMM0
25	DDR4 CH B_SO-DIMM1
26	DDR4 CH B_SO-DIMM0
27	LAN 1225
28	DDI to VGA
29	eDP to 2CH LVDS
30	eDP/LVDS Switch
31	NVMe SSD
32	TYPE6 ROW AB
33	TYPE6 ROW CD
34	TPM
35	BIOS SW/SPI/ISO
36	EC IT8528/Discharge
37	eSPI to LPC
38	Power +V5_DUAL/_V5A1/LED
39	Power DSW_PWROK/RSMRST#
40	Power +VREG5/+V3P3A/+V3P3S
41	Power Allsyspwrgd/PCHPWROK
42	Power +VCCST_CPU/+VCCSTG_CP Power +V2P5S/+V1P2S/+V0P9S
44	Power IMVP9
45	Power +VCCIN 1/2
46	Power +VCCIN 3
47	Power +VCCIN_AUX
48	Power +VCCIN_AUX PCH
49	Power +VCCIN_AUX_PCH Power +VDDQ/+VTT
50	Power +VDDQ_VPP/+V1P8A
51	Revision History
52	
53	
54	
55	
56	
57	
58	
59	
60	
61	
62	
1	
1	



CPU GPIO Pins: Default **GPIO** Function

EC GPIO Pins

Power Well	Default	GPIO Function	Location	Note
+V3P3A	Input	I RSMRST	J13	
+V3P3A	Output	O RSMRST	A1	When J13 active HIGH, then PU A1 after 10ms
+V3P3S	Input	GPI0	N2	
+V3P3S	Input	GPI1	A13	
+V3P3S	Input	GPI2	A12	
+V3P3S	Input	GPI3	B12	
+V3P3S	Output	GP00	A9	
+V3P3S	Output	GPO1	B8	· ·
+V3P3S	Output	GPO2	A8	
+V3P3S	Output	GPO3	B7	

POWER:


Name	11.5	電波	I	Name	TE	電波	Name	10	電液
			Ī	+VCCIN AUX	+V5 DUAL	7.63A	+VREG5	+V12S	6.87A
							+V3P3A	+V5_DUAL	2A
LVDS	+V3P3S	200mA		+VCCIN_ AUX_PCH	+V5_DUAL	4.3A	+V1P8A	+V5_DUAL	1A
				+VDDQ_MEM			+V2P5S_SS		0.494
				+VDDQ_VPP +VCCIN	+V3P3A +V12S	1A 12.5A	+V1P2S_SS +V0P9S_SS		0.36A 0.38A
LAN*1	+V3P3A	670mA	ļ			28 55A			_
		0.87A				28.55A			11.1/
			l						

PCH GPIO Pins:

Power Well	Default	GPIO Function	Location	Note
+V3P3A	Output	GPP E4 CFG	N47	
+V3P3A	Output	GPP E5 CFG	M45	When J13 active HIGH, then PU A1 after 10ms
+V3P3A	Input	GPP R16 GP	0 BA48	co-lay EC GPIO ,Default PCH
+V3P3A	Input	GPP R17 GPI	1 BA45	co-lay EC GPIO .Default PCH
+V3P3A	Input	GPP R18 GPI	AY45	co-lay EC GPIO , Default PCH
+V3P3A	Input	GPP R19 GP	3 AW47	co-lay EC GPIO , Default PCH
+V3P3A	Output	GPP R11 GP	00 AV43	co-lay EC GPIO .Default PCH
+V3P3A	Output	GPP R13 GP	01 BC49	co-lay EC GPIO , Default PCH
+V3P3A	Output	GPP R14 GPI	D2 BB47	co-lay EC GPIO .Default PCH
+V3P3A	Quitout	GPP R15 GPI	3 BA47	co-lay FC GPIO Default PCH


SMBus/I2C Addresses:





PCH HSIO


PROPOSED HSIO LANE ASSIGNMENTS - TIGER LAKE PCH-H




	1	2	3 .6	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	зомм
M590E	USB 3.1	USB 3.1 PCIe 3.0	USB 3.1 PCle 3.0	USB 3.1 PCIe 3.0	USB 3.1 PCIe 3.0	PCIe 3.0 LAN	PCIe 3.0	PCIe 3.0	PCIe 3.0	PCIe 3.0 1Gbe LAN 2.5Gbe TSN	PCIe 3.0 2.5Gbe TSN	PCIe 3.0 SATA								PCIe 3.0 SATA		PCIe 3.0	PCIe 3.0	PCIe 3.0	PCIe 3.0					
		0,,						130.					PCle 3.0				PCIe 3.0	PCle 3.0	PCIe 3.0 SATA LAN	PCIe 3:0	PCIe 3.0	PCIe 3.0			PCle 3.0	O.C.	40,			
180 0						12	100			X			PCIe 3.0												39					

The number of HSIO remain same as Comet Lake; Pin locations and Mux options optimized to Tiger Lake program


AAEON Technology INC.




Power Sequence








CPU_DMI/PEG



| AAEON Technology INC. | Tea | CPU DMI/PEG | Size | Document Number | COM-TGH86 | AO.1_0_0 | COM-TGH86 | AO.1_0_0


CPU_DDR4 for CHA_0, 1 & CHB_0, 1



AAEON Technology INC.

CPU_DDR4 for CHA_0, 1 & CHB_0, 1

CPU_DDIA/B_eDP/LVDS



CPU_DP++1~4


TCP Port Signal Mapping For DisplayPort*


Description	TCP_TX0 TCP_TX1	Signal Mapping				
Description	DDI	DP++				
	TCP_TX0	DP Lane_0				
Marie Cial (Tab	TCP_TX1	DP Lane_2				
Main Link (Tx)	TCP_TXRX0	DP Lane_1				
	TCP_TXRX1	DP Lane_3				


DDI Ports Availability


H Processor Line
eDP*
eDP*/DP*/HDMI*
DP*/HDMI*
DP*/HDMI*
DP*/HDMI*
DP*/HDMI*
DP*
DP*
DP*
DP*















CPU_CLK/CFG/RSVD







CPU_PWR1






CPU_PWR2










CPU_VSS







PCH_CLK




AAEON Technology INC.

AA / SJS Company


An / SJS Company

Bate: Friday, Newmehr 12, 2021 | Sheet 14 of 51

PCH_DMI/MISC








Deep Sx Well PWROK: Power OK Indication for the VCCDSW_3P3 voltage rail.

Note: This signal is in the RTC well. This signal cannot tie with RSMRST#.


PDG: DSW_PWROK and RSMRST# are always separate power good signals


PCH_USB3/USB2/SPI







PCH_PCIE/SATA/RTC













PCH_UART/GPIO/eSPI/JTAG/SMB R182 75K 1% R0402 GPP_A14IMGCLKOUTO GPP_A19ESPL_ALERTI3* GPP_A19ESPL_ALERTI3* GPP_A19ESPL_ALERTI3* GPP_A19ESPL_ALERTI3* GPP_A19ESPL_ALERTI3* GPP_A19ESPL_ALERTI3* GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A29ESPL_CASSS_ GPP_A29ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A29ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A19ESPL_CASSS_ GPP_A29ESPL_CASSS_ GPP_A19ESPL_CASSS_ GP MBALERT# TLS confidentiality TLS CONFIDENTIALITY DISABLE R407 0 5% R0201 TP20 R413 10 1% 0402;SMD R405 0 5% R0201 R149 10 1% 0402;SMD R148 10 1% 0402;SMD R148 10 1% 0402;SMD R146 10 1% 0402;SMD R147 10 1% 0402;SMD TI S CONFIDENTIALITY ENABLE TA SML1DATA BB30 BC30 Touch Host Controller (THC) FP18 TP20 BD32 1 (*) GPP_D15/SML1DATA GPP_D14/THCD_SPI1_IO3 GPP_D13/THCD_SPI1_IO2 GPP_D12/ISH_UART0_CTS# GPP_D11 GPP_D10/SML0DATA 4.7K 1% R0402 SMBALERT# GPP_DIVESMUDIATA GPP_DBIZSZ_SCLKTHCO_SPI1_INT# GPP_DBIZSZ_SCLKTHCO_SPI1_INT# GPP_DBIZSZ_TRAUTHCO_SPI1_RST# GPP_DBIZSZ_SFRAUTHCO_SPI1_RST# GPP_DBIZSZ_SFRAUCHV_ER_RESET# GPP_G150DP2_CTRLDATA/TET_LSXI RX/DBSSS_LSI_XT X GPP_G150DP2_CTRLDATA/TET_LSXI RX/DBSSS_LSI_XT X GPP_G150DP2_CTRLCLX/TET_LSXI DDBSSS_LSI_XT X GPP_G150DP1_CTRLDATA/TET_LSX0 PX/DBSSS_LSI_XT X GPP_G150DP1_CTRLCLX/TET_LSX0 PX/DBSSS_LSI_XT X GPP_G150DP1_CTRLCLX/GSP2_WS/DBSSS_LSI_XT X GPP_G150DP1_CTRLCLX/GSP2_WS/DF1_LSX0 TX/DBSSS_LSI_XT X GPP_G150DP1_CTRLCLX/GSP3_US/DF1_LSX0 TX/DBSSS_LSI_XT X GPP_G150DP1_CTRLCLX/GSP3_US/DF1_LSX0 TX/DBSSS_LSI_XT X GPP_G150DP1_CTRLCLX/GSP3_US/DF1_LSX0 TX/DBSSS_LSI_XT X GPP_G150DP1_CTRLCX/GSP3_US/DF1_LSX0 TX/DBSSS_LSI_XT X GPP_G150DP1_CTRLCX/GSP3_US/DF SML1CLK ML0ALERT# ESPI Enable eSPI Disable eSP R379 X/4.7K 1% R0402 SML0ALERTO R365 20K 1% 0402;SMD GPP RCOMP BG13 GPP_RCOMP R420 200 1% 0402;SMD CL_RST# AR3 ML1ALERT# CPUNSSC CLOCK FREQ 38.4MHZ CLOCK FROM DIRECT CRYSTAL 19.2MHZ CLOCK FROM DIVIDER DBG_PMODE AG5 DBG_PMODE PU 20K GPP B23/SM11ALERT#/ GPP B22/SP11 MGS GPP B21/GSP1 MISO GPP B21/GSP1 CSU GPP B19/GSP1 CSU GPP B19/GSP1 CSU GPP B18/GSP10 CSU GPP B16/GSP10 CSU GPP B16/GSP10 CSU GPP B16/GSP10 CSU GPP B16/GSP10 CSU GPP B15/GSP10 INTRUDER# AE47 SM_INTRUDER# R267 _____ 1M 1% R0402 _____ VCCRTC R268 150K 1% R0402 SML1ALERT# HDACPU SDD AMD HDACPU SDD R 8440 30 19 R0001 AUD HDACPU SDD R SAMD HDACPU SDL R SAMD HDACPU SDL R SAMD HDACPU SCL R R444 30 19 R0001 AUD HDACPU SDL P AUD HDACPU SCL P AUD HDACP 0 (*) SPI SELECTED eSPI SELECTED FOR SYSTEM FLAS DBG PMODE Reserved This strap should sample high. There should NOT be any on- board device driving it to X/4.7K 1% R0402 GSPI1_MOSI opposite direction during strap SSD V1P05_OUT_FETO___R9260____1K___5% R020 X/1K 1% R0402 GSPI0 MOSI No Reboot REBOOT ENABLED R309 10K 1% R0201 **SMBus Level Shift** 32 KBRST# >> R343 ____0 _ 5% X/4.7K 1% R0402 GSPI0_MOSI SMB_DATA_S2 [23,24,27,33,34,38,43] PCIe CLKOUT Req PD Top Swap Override Disabled **SMBALERT#** Level Shift Enable SMB_CLK_S2 [23,24,27,33,34,38,43 R325 ____X/20K 1% 0402:SMD SPKR **PCIe CLKOUT Req PU Glitch Implementation Dual Bus Buffer Gate with 3-State Outputs Placement Simplify** R294 100K 1% R0402 SLP_S0# Refer TGL-H PDG Rev1.7 Figure 80. SRC Request Signal Topology Carry Board 9. Any un-used SRCCLKRQ# signal must be left as no connects PCIE_RST*2 BUF_CB_RST# 32 BIOS Disabled setting: CLKOUT_PCIE 2,4,5 eSPI to LPC eDP to LVDS DDI to VGA BUF_PLT_RST# 27,28,29,31,34,36,37 R186 100K 1% R0402 AAEON Technology INC. PCH UART/GPIO/eSPI/JTAG/SMI


PCH_OTHER STRAP









PCH_PWR




PCH_VSS









A0.1_0_0









A0.1_0_0

LAN 1225






DP to VGA (CH7517)







eDP to LVDS_PTN3460





eDP / LVDS CONTROL SWITCH




eDP to LVDS SWITCH









A0.1_0_0





TPM(Option)



AAEON Technology INC.
Title

TPM

Size

Document Number


COM-TGHB6

Desire Friday, November 12, 2021


Sheet 84 of 51

SPI ISO


15.34 SPIG CLK R344 0 1% R0201 SPIG CLK SW 2 VCCA 8 VCCB 10 SPI CLK CB 28 SPI CLK CB 2




SPI ROM Flash Tool



1462002564 / (TF)IC.Flash Memory.256M Bit serial.SOP-8(209mil).w/ Dual & Quad SPI.SMD.MACRONIX.MX25L25645GM2I-08G










Function Table

Input (S)	Function	
Logic Level Low	B ₀ Connected to A	L: Module
Logic Level High	B ₁ Connected to A	H: Carrier





DSW_PWROK Control




3.3V x 10 / (10+33) = 0.767


ENIN VIH = 0.3*VCC+0.2 =1.19V ENIN VIL = 0.3*VCC- 0.2 = 0.79V ENOUT/ENOUT# Voltage Low (MAX =0.4V),When Vin < Vth_falling (ENOUT) / Vin > Vth_rising (ENOUT#)


Table 2. Min Typ Max Unit Test Conditions/Comments SUPPLY Vc Operating Voltage Range 2.25 3.6 V Vs. Operating Voltage Range 0 2.2 V Vs. Operating Voltage Range 0 2.2 V Vs. Follage Range 0 0.2 V Vs. Folling Threshold, Vs. No. No. 0.56 0.6 0.6 V Vc. ≥ 3.3 V Vs. Falling Threshold, Vs. No. No. 0.545 0.585 0.625 V Vc. ≥ 3.3 V Vs. Flysteresis Ts. mV Vc. ≥ 3.3 V Vc. ≥ 3.3 V


RSMRST# Control




















+V3P3A




+V3P3S





MEON ®	AAEON Technology INC.						
	Title	PWR_+VREG5 / +V3P3A / +V3P3S					
	Size	Document Number			Rev		
An /SUS Company		COM-TGHB6			A	0.1_0_	
	Date:		Sheet	40	of	51	

PWR SEQ CTRL



















PWR_1 :2.5V

PWR 3:0.9v

Power off sequence : Vcc / VccQ must set below 0.1V and stay 1ms at least

T1 - T2 - T3

0.8

0.8

0.8

0.9

0.9

1.2

1.2

1.2

1.1

1.1


mS

mS


mS


mS

mS




+VCCIN









+VCCIN









+VCCIN_AUX



+VCCIN_AUX_PCH











+VDDQ_VPP







HISTORY-1

Date	Revision	Page	issue Description	Solution Description
2021/06/27	A0.1	х	First Release	First Release
2021/08/09	A0.1	7	U14.B pin AM9,AR9 net_name reverse for DDR1_ODT[1:0]	exchange M_B_DIM0_ODT0 & M_B_DIM0_ODT1
	A0.1	7	U34/74AUP1G07GW VCC impact TGU S4 wake fail	add Q3A,Q5B for DDR_VTT_CTRL ,as the same WHL-U
021/08/13	A0.1	19	BUF_PLT_RST# no PD	add R186 100K for BUF_PLT_RST#
2021/08/17	A0.1	34,35	SPI series R no follow PDG SPEC	R492,R494,R491,R303,R326,R333 from 56R change to 33F
	A0.1	23,24,25,26	BIOS stop 55	C42,C589,C401,C579 to empty
	A0.1	41	reserved I_PWRGD_CB logic ctrl	I_ALL_SYS_PWRGD logic ctrl ,add R197,R180 to PU4
021/08/18	A0.1	34	U24 TPM add co-lay Infineon TPM	add R198,R222,R240(Default empty)
	A0.1	50	Reserved +V1P8A EN Ctrl by +V3P3A_PG	add PR70 0R(Default empty)
	A0.1	39	RSMRST# Power down Sequence modify	R43 PU Voltage from +V1P8A to DSW_PWROK
	A0.1	40	Reserved +V3P3A EN Ctrl by VREG5_PG_R	add R282 0R
	A0.1	36	stuff C388 impact FAN_TACH waveform	C388 to empty
	A0.1	47	Power vendor review	add PC5 330uF
	A0.1	47	Power vendor review R139 IOUT = 21.2A / R118 ILIM = 32A	R139 100K to 127K , R118 43K to 53.6k
021/09/02	A0.1	25,26	SO-DIMM swap for Layout placement	CN9 CN40 Swap pin7,16,17,21,20
021/09/07	A0.1	36	EC suggest eSPI Bridge confiruration compatibility modify	U29(EC IC) from IT5571VG-I -> IT8528VG-I/FX
021/09/08	A0.1	18	SMI# SCI# signal repeat	delete R26,R3
021/09/10	A0.1	27	U109 LAN MDI+- net name reverse error .	exchange MDI + /- signal
2021/03/10	A0.1	17	Carrier RTC design modify	add R3 , part size change(0402->0201) for R432,R418,R82
	A0.1	28	Design modify for DP to VGA AUX PU/PD	follow internal circuit remove R20,21,28,29
021/11/12	A0.1	49	U42 EOL for VDDQ MOS	U42 from 1315C50DY0 PKC50DY ->1315Q00032 PKC46D
	A0.1	x	x	x
	A0.1	×	x	x
	AU. 1		*	*
	1			ı

