


Page	Index
1	Cover Sheet
2	System Settings
3	Power Tree
4	Power Sequence
5	SOC_DDR
6	SOC_DISPLAY
7	SOC_SATA_PCIE_USB
8	SOC_LPC_SPI_EMMC_SD
9	SOC_SMBUS_GPIO
10	SOC_CLK_PCU_RTC
11	SOC_POWER I
12	SOC_POWER II
13	SOC_GND
14	DDR3L SODIMM
15	Level Shift
16	HDMI
17	eDP
18	RTL8111E
19	EC ITE8528
20	mini-Card/mSATA
21	USB 3.0/2.0 PORT
22	SATA
23	CSI
24	H/W Mon/ Debug /CMOS
25	Power in
26	BIO/HAT
27	PMIC_TPS650941_I
28	PMIC_TPS650941_II
29	Power VR : +5VA
30	Power VR : +V3.3A.+V1.5S
31	POWER SEQUENCE LOGIC
32	Revision History

SOC GPIO Pins :

Name	Power Well	Default	GPIO Function
GPIO_0	1.8V	20K PD/I	
GPIO_1	1.8V	20K PD/I	
GPIO_2	1.8V	20K PD/I	
GPIO_3	1.8V	20K PD/I	
GPIO_4	1.8V	20K PD/I	LVDS_RBIT0
GPIO_5	1.8V	20K PD/I	LVDS_RBIT1
GPIO_6	1.8V	20K PD/I	LVDS_RBIT2
GPIO_7	1.8V	20K PD/I	LVDS_RBIT3
GPIO_8	1.8V	20K PD/I	
GPIO_9	1.8V	20K PD/I	
GPIO_10	1.8V	20K PD/I	
GPIO_11	1.8V	20K PD/I	
GPIO_12	1.8V	20K PD/I	
GPIO_13	1.8V	20K PD/I	GPIO_PME#
GPIO_14	1.8V	20K PD/I	WAKE_R#
GPIO_15	1.8V	20K PD/I	EN_USB
GPIO_16	1.8V	20K PD/I	LAN1_DISABLE#
GPIO_17	1.8V	20K PD/I	W_DISABLE0#
GPIO_18	1.8V	20K PD/I	W_DISABLE1#
GPIO_19	1.8V	20K PD/I	
GPIO_20	1.8V	20K PD/I	
GPIO_21	1.8V	20K PD/I	
GPIO_22	1.8V	20K PD/I	SATA_GPI[0]
GPIO_23	1.8V	20K PD/I	SATA_GPI[1]
GPIO_24	1.8V	20K PD/I	SATA_DEVSLP[0]
GPIO_25	1.8V	20K PD/I	SATA_DEVSLP[1]
GPIO_26	1.8V	20K PD/I/OP	SATA_LED_N
GPIO_27	1.8V	20K PD/I	
GPIO_28	1.8V	20K PD/I	
GPIO_29	1.8V	20K PD/I	
GPIO_30	1.8V	20K PD/I	
GPIO_31	1.8V	20K PD/I	
GPIO_32	1.8V	20K PD/I	
GPIO_33	1.8V	20K PD/I	PMIC_IRQ
GPIO_216	1.8V	20K PD/IO	
GPIO_217	1.8V	20K PD/IO	
GPIO_218	1.8V	20K PD/IO	
GPIO_219	1.8V	20K PD/IO/OP	

PCB Footprints



SMBus/I2C Addresses :

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
GPIO IC	6Eh
P1N3460 Slave	C0h

PCB STACK :


Impedence 50ohm +/-15%.

- Layer 1 : Component
- Layer 2 : GND
- Layer 3 : Signal
- Layer 4 : GND
- Layer 5 : Signal
- Layer 6 : VCC
- Layer 7 : Signal
- Layer 8 : Signal
- Layer 9 : GND
- Layer 10 : Solder

<Core Design>



Title System Settings		
Size B	Document Number PICOAPL2A01	Rev: A0.1_0_0
Date: Tuesday, December 20, 2016		Sheet: 2 of 32




Power Type	Voltage Range (V)	Voltage Tolerance (AC+DC+Ripple)	Iccmax (A)
VCC_VCGI	0.45-1.3	DC Load Line (DCLL) = TBD Ripple at Iccmax = +/-15mV TOB_Iccmax = +/-20mV Maximum overshoot voltage = 100mV Maximum overshoot duration = 50 μs	21
VNN	0.45-1.3	+/-50mV	4.8
VCC_V1P05	1.05	+/-5%	2.7
VCC_V1P24_1P35_A	1.24V or 1.35V	+/- 5%	1.3
VCC_V1P24_A	1.24	+/-5%	TBD
VCC_V1P8V_A	1.8	+/-5%	0.4
VDDQ	1.35	+/-5%	2.8 (excluding DRAM)
VCC_3P3V_A	3.3	+/-5%	0.15
VCC_RTC_3P3V	2-3.47	N/A	TBD

+V5A -> +V3.3A -> +VNN -> +VCC -> +V1P8A -> +V1P24A -> +V1P8U -> +VDDQ  
+V1.05S -> +VCC\_VCGI


<Core Design>





Title		
Power Tree		
Size	Document Number	Rev:
Custom	PICOAPL2A01	A0.1_0_0
Date: Tuesday, December 20, 2016		Sheet: 3 of 32





### Power-Up Sequencing (G3 to S0)—Adapter























<Core Design>







Title <b>SOC_POWER I</b>		
Size Custom	Document Number <b>PICOAPL2A01</b>	Rev: <b>A0.1_0_0</b>
Date: Tuesday, December 20, 2016		Sheet: 11 of 32







<Core Design>

## SODIMM#0








## HDMI





6	EDP_AUXN	C157	0.1uF/0201	EDP1_AUX_N
6	EDP_AUXP	C152	0.1uF/0201	EDP1_AUX_P
6	EDP_TX0_P	C100	0.1uF/0201	EDP1_TX0_P
6	EDP_TX0_N	C108	0.1uF/0201	EDP1_TX0_N
6	EDP_TX1_P	C143	0.1uF/0201	EDP1_TX1_P
6	EDP_TX1_N	C138	0.1uF/0201	EDP1_TX1_N
6	EDP_TX2_P	C130	0.1uF/0201	EDP1_TX2_P
6	EDP_TX2_N	C126	0.1uF/0201	EDP1_TX2_N
6	EDP_TX3_P	C116	0.1uF/0201	EDP1_TX3_P
6	EDP_TX3_N	C113	0.1uF/0201	EDP1_TX3_N




JP1(4-6)  
27S1001-0PS35-01G-R

LVDS BKLT Power Selection		
2-4	+12V	
4-6	+5V	Default

LVDS Power Selection		
1-3	+5V	
3-5	+3.3V	Default

JP1(3-5)  
27S1001-0PS35-01G-R




19 BKLT\_CTRL\_VR

LVDS BKLT Control Selection		
1-2	VR Mode	Default
2-3	PWM Mode	

JP2(1-2)

EDP\_BKLTCTL  
EDP\_BKLTEN




<Core Design>



Title		PTN3460 eDP to LVDS
Size	Custom	Document Number
Rev:	A0.1_0_0	
Date:	Tuesday, December 20, 2016	Sheet: 17 of 32



BIOS_DIS#	BIOS_DIS#	Chipset	Carrier	SPI	Bios Entry	Ref
1	1	Module	Module	High	Module	SPI0/SPI1 0
1	0	Module	Module	High	Carrier FWH	1
0	1	Module	Carrier	SPI0	Carrier	SPI0/SPI1 2
0	0	Carrier	Module	SPI1	Module	SPI0/SPI1 3




GA20/ECSCI/ECSMI/KBRST# pay attention for leak current

- (1) Each input pin should be driven or pulled.
- (2) Open-drain output pin should be pulled.


**DO NOT place any pull up resistor on G0, G2, G6**  
(Reserved for Hardware strapping)

Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:  
(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.  
(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.




## COM1/RS232




## Wake on Modem




## Hardware Monitor





## mSATA or Mini-Card




<Core Design>



Title		mini-Card/mSATA	
Size	Document Number	Rev:	
Custom	PICOAPL2A01	A0.1_0_0	
Date: Tuesday, December 20, 2016		Sheet:	20 of 32


# USB3.0 x 2




<Core Design>







Title		
USB 3.0/2.0 PORT		
Size	Document Number	Rev:
Custom	PICOAPL2A01	A0.1_0_0
Date: Tuesday, December 20, 2016		Sheet: 21 of 32



<Core Design>

		Title	
		Serial Port 1/2/SATA	
Size	Document Number	Rev:	
B	PICOAPL2A01	A0.1_0_0	
Date: Tuesday, December 20, 2016		Sheet: 22 of 32	






<Core Design>





Title <b>CSI</b>		
Size Custom	Document Number <b>PICOAPL2A01</b>	Rev: <b>A0.1_0_0</b>
Date: Tuesday, December 20, 2016		Sheet: 23 of 32

# LPC Debug Connector




## SPI BIOS




8 pin : 1651900860 (TF)IC SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0  
1462001280 (TF)IC.Flash Memory.128M Bit serial.SOIC-8(208mil).SMD.w/ Dual & Quad SPI.Winbond.W25Q128FVSIG

<Core Design>



 an ASUS ASSOC. CO.	Title		
	H/W Mon/ Debug /CMOS		
	Size	Document Number	Rev:
	B	PICOAPL2A01	A0.1_0_0
Date: Tuesday, December 20, 2016		Sheet: 24 of 32	




# +12V Power Input




# Front Panel





# Power LED




# System Reset









# Mounting Holes / Non-PTH




<Core Design>			
 an ASUS assoc. co.	Title <b>Power in</b>		
	Size B	Document Number <b>PICOAPL2A01</b>	Rev: <b>A0.1_0_0</b>
Date: Tuesday, December 20, 2016			Sheet: 25 of 32

# BIO





<Core Design>




<Core Design>




Title		
PMIC_TPS650941_I		
Size	Document Number	Rev:
Custom	PICOAPL2A01	A0.1_0_0
Date:	Tuesday, December 20, 2016	Sheet: 27 of 32



<Core Design>


		Title	
		PMIC_TPS650941_II	
Size	Custom	Document Number	PICOAPL2A01
Date: Tuesday, December 20, 2016		Rev:	A0.1_0_0
Sheet: 28 of 32			




<Core Design>




Title <b>Power VR : +V5A</b>		
Size Custom	Document Number <b>PICOAPL2A01</b>	Rev: <b>A0.1_0_0</b>
Date: <i>Tuesday, December 20, 2016</i>		Sheet: <b>29</b> of <b>32</b>

[illegible]



**+3.3V/+5V**

**+12V**



19,26 PS\_ON#

max. VGS(th)=2.5V


10,19,28 PM\_SLP\_S3#\_3P3

<Core Design>

HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2016/3/20	A0.1	First Release.	1-32	Daniel	Chienkow

<Core Design>



an ASUS assoc. co.

Title <b>Revision History</b>		
Size B	Document Number <b>PICOAPL2A01</b>	Rev: <b>A0.1_0_0</b>
Date: <i>Tuesday, December 20, 2016</i>		Sheet: <b>32</b> of <b>32</b>