


PICO-APL2 Rev.A0.1_0_0

Apollo Lake SoC Platform Cross Compatibility



Page	Index	
1	Cover Sheet	
2	System Settings	
3	Power Tree	
4	Power Sequence	
5	SOC_DDR	
6	SOC_DISPLAY	
7	SOC_SATA_PCIE_USB	
8	SOC_LPC_SPI_EMMC_SD	
9	SOC_SMBUS_GPIO	
10	SOC_CLK_PCU_RTC	
11	SOC_POWER I	
12	SOC_POWER II	
13	SOC_GND	
14	DDR3L SODIMM	
15	Level Shift	
16	HDMI	
17	eDP	
18	RTL8111E	
19	EC ITE8528	
20	mini-Card/mSATA	
21	USB 3.0/2.0 PORT	
22	SATA	
23	CSI	
24	H/W Mon/ Debug /CMOS	
25	Power in	
26	BIO/HAT	
27	PMIC_TPS650941_I	
28	PMIC_TPS650941_II	
29	Power VR : +5VA	
30	Power VR : +V3.3A.+V1.5S	
31	POWER SEQUENCE LOGIC	
32	Revision History	

Project Number : E16XXXX

Production Line : Sub.EPI.AA2M

| Title | Cover Sheet | Size | Document Number | Rev: | A0.1_0_0 | Date: Tuesday, December 20, 2016 | Sheet: 1 of 32

SOC GPIO Pins:

Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PD/I	
GPIO 1	1.8V	20K PD/I	
GPIO 2	1.8V	20K PD/I	
GPIO 3	1.8V	20K PD/I	
GPIO 4	1.8V	20K PD/I	LVDS RBIT0
GPIO 5	1.8V	20K PD/I	LVDS RBIT1
GPIO 6	1.8V	20K PD/I	LVDS_RBIT2
GPIO 7	1.8V	20K PD/I	LVDS RBIT3
GPIO_8	1.8V	20K PD/I	
GPIO 9	1.8V	20K PD/I	
GPIO_10	1.8V	20K PD/I	
GPIO 11	1.8V	20K PD/I	
GPIO 12	1.8V	20K PD/I	
GPIO 13	1.8V	20K PD/I	GPIO PME#
GPIO 14	1.8V	20K PD/I	WAKE RI#
GPIO_15	1.8V	20K PD/I	EN USB
GPIO 16	1.8V	20K PD/I	LAN1 DISABLE#
GPIO 17	1.8V	20K PD/I	W DISABLE0#
GPIO 18	1.8V	20K PD/I	W DISABLE1#
GPIO 19	1.8V	20K PD/I	
GPIO_20	1.8V	20K PD/I	
GPIO 21	1.8V	20K PD/I	
GPIO 22	1.8V	20K PD/I	SATA GP[0]
GPIO 23	1.8V	20K PD/I	SATA GP[1]
GPIO 24	1.8V	20K PD/I	SATA DEVSLP[0]
GPIO_25	1.8V	20K PD/I	SATA_DEVSLP[1]
GPIO 26	1.8V	20K PD/I/OP	SATA LED N
GPIO 27	1.8V	20K PD/I	
GPIO 28	1.8V	20K PD/I	
GPIO 29	1.8V	20K PD/I	
GPIO_30	1.8V	20K PD/I	
GPIO_31	1.8V	20K PD/I	
GPIO 32	1.8V	20K PD/I	
GPIO_33	1.8V	20K PD/I	PMIC_IRQ
GPIO 216	1.8V	20K PD/IO	
GPIO_217	1.8V	20K PD/IO	
GPIO 218	1.8V	20K PD/IO	
GPIO_219	1.8V	20K PD/IO/OP	





SMBus/I2C Addresses:


Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
GPIO IC	6Eh
PTN3460 Slave	C0h


PCB STACK:
Impedence 50ohm +/-15%.

Layer 1 : Component
Layer 2 : GND
Layer 3 : Signal
Layer 4 : GND

Layer 5 : Signal
Layer 6 : VCC
Layer 7 : Signal
Layer 4 : Signal
Layer 9 : GND
Layer 9 : GND
Layer 10 : Solder


Core Design>








+V5A -> +V3.3A -> +VNN -> +VCC -> +V1P8A- > +V1P24A -> +V1P8U -> +VDDQ +V1.05S -> +VCC_VCGI

Power Tree
Size Document Number PICOAPL2A01
Date: Tuesday, December 20, 2016
Sheet: 3 of 32














A0.1_0_0






















SOC_POWER II Document Number Rev: PICOAPL2A01 A0.1_0_0 an /SUS assoc. CO. Date: Tuesday, December 20, 2016 Sheet: 12 of 32



















_ _ _ _ _



















<Core Design>



Fitle	-Card/mSATA				
	-Card/mSATA				
Size	Document Number		Re	v:	
Custom	PICOAPL2A01		A0	.1_0	0_0
Date: Tuesday, December 20, 2016		Sheet:	20	of	32













Rev: A0.1_0_0


Sheet: 22 of 32
















LPC Debug Connector















8 pin : 1651900860 (TF)IC SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0 1462001280 (TF)IC.Flash Memory.128M Bit serial.SOIC-8(208mil).SMD.w/ Dual & Quad SPI.Winbond.W25Q128FVSIG




+12V Power Input








Power LED



System Reset



Mounting Holes / Non-PTH







































5 4 3 2 1

HISTORY

ltem	Date	Revision	Description	Page	Design By	Approve By
1	2016/3/20	A0.1	First Release.	1-32	Daniel	Chienkow

Core Design>



3 2