


## PICO-APL3 Rev.A1.0\_0\_0

Apollo Lake SoC Platform Cross Compatibility



Index					
Cover Sheet					
System Settings					
Power Tree					
Power Sequence					
SOC_DDR					
SOC_DISPLAY					
SOC_SATA_PCIE_USB					
SOC_LPC_SPI_EMMC_SD					
SOC_SMBUS_GPIO					
SOC_CLK_PCU_RTC					
SOC_POWER I					
SOC_POWER II					
SOC_GND					
DDR3L					
Level Shift					
HDMI					
eDP					
LAN_RealTeK 8111G					
EC IT8528					
M.2*2					
USB 3.0/2.0 PORT					
TPM & SATA & MISC					
MIPI-CSI					
EMMC					
FAN/Debug/COMS/BIOS					
Audio ALC269					
Front Panel/Power In					
BIO/COM Port					
PMIC TPS650941 I					
PMIC TPS650941 II					
Power VR : +5VA					
POWER SEQUENCE LOGIC					
Power VR : +V3.3A					
I OHEL VIL. TVJ.JA					

Project Number : E16XXXX
Production Line : Sub.EPI.AA2M

AAE	AN	Title	Title Cover Sheet					
	VI	Size C		Document Number PICO-APL3		R	1.0	
an /SUS assoc. co. Date: Wednesday, September 27, 2017   Sheet						1	of	34
				1				

Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PD/I	
GPIO_1	1.8V	20K PD/I	
GPIO 2	1.8V	20K PD/I	
GPIO 3	1.8V	20K PD/I	
GPIO_4	1.8V	20K PD/I	
GPIO 5	1.8V	20K PD/I	
GPIO 6	1.8V	20K PD/I	
GPIO_7	1.8V	20K PD/I	
GPIO 8	1.8V	20K PD/I	
GPIO 9	1.8V	20K PD/I	
GPIO 10	1.8V	20K PD/I	
GPIO 11	1.8V	20K PD/I	
GPIO 12	1.8V	20K PD/I	
GPIO 13	1.8V	20K PD/I	GPIO PME#
GPIO 14	1.8V	20K PD/I	
GPIO 15	1.8V	20K PD/I	
GPIO 16	1.8V	20K PD/I	GPIO BTN#
GPIO 17	1.8V	20K PD/I	
GPIO 18	1.8V	20K PD/I	
GPIO 19	1.8V	20K PD/I	
GPIO 20	1.8V	20K PD/I	
GPIO 21	1.8V	20K PD/I	
GPIO 22	1.8V	20K PD/I	SATA GP[0]
GPIO 23	1.8V	20K PD/I	
GPIO 24	1.8V	20K PD/I	
GPIO 25	1.8V	20K PD/I	
GPIO 26	1.8V	20K PD/I/OP	SATA LED N
GPIO 27	1.8V	20K PD/I	
GPIO 28	1.8V	20K PD/I	
GPIO 29	1.8V	20K PD/I	
GPIO 30	1.8V	20K PD/I	
GPIO 31	1.8V	20K PD/I	
GPIO 32	1.8V	20K PD/I	
GPIO 33	1.8V	20K PD/I	PMIC IRQ

PCB STACK : Impedence 50ohm +/-	
	Layer 1 : Component
	Layer 2 : GND
	Layer 3 : Signal
	Layer 4 : GND
XXXXX	Layer 5 : Signal
	Layer 6 : VCC
	Layer 7 : Signal
	Layer 4 : Signal
	Layer 9 : GND
	Layer 10 : Solder

ne	PIN No.	5VT	Туре	Description & setting	Name	PIN No.	5VT	Type	Description & setting
PIO[A0]	M5			· · · · · ·	GPIO[F0]	A11			GPI0
PIO[A1]	N5				GPIO[F1]	B11			GPI1
PIO[A2]	M6				GPIO[F2]	A10			DTRA#
GPIO[A3]	N6			FAN_PWM1	GPIO[F3]	B10			RTSA#
GPIO[A4]	K6			BRD_ID0	GPIO[F4]	D9			
GPIO[A5]	J6			BRD_ID1	GPIO[F5]	B9			EC_MUTE#
GPIO[A6]	M7			BRD_ID2	GPIO[F6]	B1			SMB_CLK_BIO
GPIO[A7]	K7			RTSB#	GPIO[F7]	C1			SMB_DAT_BIO
GPIO[B0]	A4			RXA#	GPIO[G0]	E6			
GPIO[B1]	A3			TXA#	GPIO[G1]	A5			DTRB#
GPIO[B2]	D2				GPIO[G2]	E7			
GPIO[B3]	B4			SMB_CLK_A	GPIO[G6]	D6			DSRA#
GPIO[B4]	A2			SMB_DATA_A	GPIO[H0]	D8			EC_RSMRST#(Reseved)
SPIO[B5]	F1			PMIC_ON	GPIO[H1]	E8			RXB#
GPIO[B6]	H4			WDT_RST#	GPIO[H2]	D7			TXB#
GPIO[B7]	A1			SYS_RESET#	GPIO[H3]	A9			PCH_PWROK(Reseved)
GPIO[C0]	D1				GPIO[H4]	B8			BIO-GPIO-R(Reserved)
GPIO[C1]	B3				GPIO[H5]	A8			
GPIO[C2]	B2				GPIO[H6]	B7			
GPIO[C3]	K13				GPI0[10]	G10			TH1_CPU
SPIO[C4]	C2			EC_WAKE0#	GPIO[I1]	G13			TH2_SYS
GPIO[C5]	J10				GPIO[I2]	G12			VCORE_SEN
GPIO[C6]	E1			LAN1_EN	GPIO[I3]	F9			V5ALW_SEN
SPIO[C7]	M2			PM_PWRBTN#_3P3	GPIO[I4]	F13			VDDR3L_SEN
GPIO[D0]	N1			PM_SLP_S3#_3P3	GPI0[15]	F10			DCDB#
GPIO[D1]	N3			M_SLP_S4#_3P3	GPI0[16]	F12			DSRB#
GPIO[D2]	M4			LPC_RST#	GPIO[17]	E13			CTSB#
GPIO[D3]	N4			EC_SCI#	GPIO[J0]	E12			
GPIO[D4]	L2			EC_SMI#	GPIO[J1]	D13			ATX_DIPSW
GPIO[D5]	N7			CTSA#	GPIO[J2]	D12			
GPIO[D6]	M11			FAN_TACH1	GPIO[J3]	C13			ADM213_EN
GPIO[D7]	M12				GPIO[J4]	B13			DCDA#
GPIO[E0]	N2			GPO0	GPIO[J5]	B13			RIA#
GPIO[E1]	A13			GPO1	GPIO[J6]	F2			
GPIO[E2]	A12			W_DISABLE2#	GPIO[J7]	G1			
GPIO[E3]	B12			W_DISABLE1#				•	
GPIO[E4]	E2			EXT_PWRBTN#					
GPIO[E5]	N8			RTSB#					
GPIO[E6]	M1			EN_USB					
SPIO[E7]	M3			PS_ON#					

GA20/ECSCI/ECSMI/KBRST# pay attention for leak current DO NOT place any pull up resistor on G0,G2,G6 (Reserved for Hardware str. (2) Open-drain output pin should be pulled.


(1) Each input pin should be driven or pulled.


Note 1: Since all GPIO belong to VSTBY power domain, and there are some special considerations below.


(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.


(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.


Title System Settings
Size Document Ni PICO-APL3 Document Numb Rev: A1.0 an /5U5 assoc. co. Date: Tuesday, May 09, 2017 Sheet: 2 of 34




















































































/R0402









## HISTORY

item	Date	Revision	Page	Modification List	Reason Approve By
1	2016/12/20	A0.1	1-34	First Release.	
2	2017/05/08	A0.2	2	PICO-APL3 System Setting	Correct the GPIO Table
		A0.2	3	PICO-APL3 Power Sequence	Correct the Power Sequence Diagram
		A0.2	7	Add U98	DDC level shifter change
		A0.2	8	Add U100 U101	Add LPC Level Shifter
		A0.2	8	Del R171, Add R175	LPC level change to 1.8V
		A0.2	9	GPIO_BTN# move to GPIO16	GPIO_BTN# move to GPI016
		A0.2	14	R725,R723,R724,R728,R730,R729,R722,R721 R1844 R203	Correct footprint
		A0.2	16	Add U32	Add HDMI Active Level Shifter
一		A0.2	19	Add Second COM port	Add Second COM port
		A0.2	25	Del Q67 R1809 R1820 R1823 R1824	Del second FAN
		A0.2	27	Add CN60	Devide A0.1 Front Panel Header into 2 headers (CNS3 CN60)and 2 Jumpers (JP6 JP7)
		A0.2	28	Add U99 CN61	Add Second COM port
一		A0.2	20	CN11 Change to 1654801832	CN11 Change to 1654801832
一		A0.2	30	PS_ON connect to PMIC pin 62	Reserved PS_ON to PMIC for 4 sec. force shutdown
		A0.2	27	CN53 CN54 chang to CN53, CN60, JP7, JP6	CN53 CN54 change Pin Define
T		A0.2	27	USB_OC0#, USB_OC1# Swap	Correct USB_OC# order
T		A1.0	16	D24 change	using big current diode
T		A1.0	27	U20 U99 change to ADM3311	EC UART using 3.3V level
T		A1.0	9	SIO_PME# reserved to WAKE_RI#	Reserved
		A1.0	25	CN47 CN48 USB (pin header) change pin definition	for AAEON COMMON USB 4 pin header definition
一		A1.0	21	CN11 USB 3.0 Dual Port change to 1654801833	
一					
一					
$\neg$					
$\dashv$					
_		-			

AAE	ÂN®	Title Re	evision History			
	VII	Size C	Document Number PICO-APL3		Rev: A1.0	
an /isl	s assoc. co.	Date: Fr	iday, September 08, 2017	Sheet:	34 of	34