COVER PAGE

Model Name: MIX-EHLD1 R1.01

ASUSTeK COMPUTER INC.

Title : COVER PAGE

Engineer: Shawn Yu

Size	Project Name	Rev
A2	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 1 of 90

BLOCK DIAGRAM



ASUSTeK COMPUTER INC.

Title : BLOCK DIAGRAM

Engineer: Shawn Yu

Size	Project Name	Rev
A2	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 2 of 90

POWER FLOW



ASUSTeK COMPUTER INC.	Title : POWER FLOW	
	Engineer: Shawn Yu	
Size: A2	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 3 of 90	

POWER SEQUENCE



ASUSTeK COMPUTER INC.

Title : POWER SEQUENCE

Engineer: Shawn Yu

Size	Project Name	Rev
A2	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 4 of 90

Title :	xxx
ASUSTek COMPUTER INC.	Engineer: Shawn Yu
Size: A2	Project Name: MIX-EHLD1
Rev: R1.01	
Date: Thursday, July 15, 2021	Sheet 5 of 90

CLOCK DISTRIBUTION





ASUSTek COMPUTER INC.	Title : CLOCK DISTRIBUTION	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 6 of 90	

SMBUS MAP



ASUSTek COMPUTER INC.	Title : SMBUS MAP	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 7 of 90	



ASUSTek COMPUTER INC.	Title : CPU DDR4 CH0	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 8 of 90	



ASUSTek COMPUTER INC.

Title : CPU DDR4 CH1

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 9 of 90



ASUSTek COMPUTER INC.	Title : CPU DDI	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 10 of 90	



ASUSTek COMPUTER INC.	Title : CPU JTAG BPM	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 11 of 90	

GPIO Disabling and Termination Guidelines
When GPIO interface is not implemented on the platform, the signal pin(s)
may be left unterminated, but should not be configured as GPI's.

HU1E

[62] FSPI_CLK — HR40 1 5.1OHM 2 1% — FSPI_CLK_R — BP6 — FSPI_CLK
[62] FSPI_IO0_MOSI — HR43 1 5.1OHM 2 1% — FSPI_IO0_MOSI_R STRAP BP8 — FSPI_MOSI_IO0
[62] FSPI_IO1_MISO — HR41 1 5.1OHM 2 1% — FSPI_IO1_MISO_R BP10 — FSPI_MISO_IO1
[62] FSPI_IO2 — HR46 1 5.1OHM 2 1% — FSPI_IO2_R STRAP BP13 — FSPI_IO2
[62] FSPI_IO3 — HR48 1 5.1OHM 2 1% — FSPI_IO3_R STRAP BP17 — FSPI_IO3
[62] FSPI_CS0# — HR50 1 0Ohm 2 — FSPI_CS0#_R BK6 — FSPI_CS0_N — CS0# -> BIOS FLASH
/X HT6 1 TPC26b — FSPI_CS1#_R BK8 — FSPI_CS1_N — CS1# -> NC
[62] FSPI_CS2# — HR52 1 0Ohm 2 — FSPI_CS2#_R BP19 — FSPI_CS2_N — CS2# -> TPM
GND — HR2101 100KOhm2 1%

GP_E11 STRAP M39 — GP_E11/TSPI_CLK
F29 — GP_E13/TSPI_MOSI_IO0
[37] MINI_W_DISALBE# — K39 — GP_E12/TSPI_MISO_IO1
[38] M2_PRESENT# — F32 — GP_E01/TSPI_IO2
[39] M2B1_PIN21_CFG0 — H29 — GP_E02/TSPI_IO3
[39] M2B1_PIN75_CFG2 — GP_E10 STRAP F43 — GP_E10/TSPI_CS0_N
GP_E06 STRAP M36 — GP_E06/PSE_PWM10/PSE_TGPIO18

SCI/SMI#/NMI GPIO
- GP_B14, GP_B20, GP_B23
- GP_C[23:22]
- GP_D[4:0]
- GP_E[8:0], GP_E[16:13]

GP_G21/ESPI_CLK — CN17 — ESPI_CLK_R — HR39 1 33Ohm 2 1% — ESPI_CLK [56,63]
GP_G15/ESPI_IO0 — CR16 — ESPI_IO0_R — HR42 1 15Ohm 2 1% — ESPI_IO0 [56,63]
GP_G16/ESPI_IO1 — CT15 — ESPI_IO1_R — HR44 1 15Ohm 2 1% — ESPI_IO1 [56,63]
GP_G17/ESPI_IO2/PMC_SUSPWRDNACK — CR19 — ESPI_IO2_R — HR45 1 15Ohm 2 1% — ESPI_IO2 [56,63]
GP_G18/ESPI_IO3/PMC_SUSACK_N — CN20 — ESPI_IO3_R — HR47 1 15Ohm 2 1% — ESPI_IO3 [56,63]
GP_G22/ESPI_RST0_N — CM16 — ESPI_RST#_R — HR49 1 0Ohm 2 — ESPI_RST# [56,63]
GP_G20/ESPI_CS0_N — CT17 — ESPI_CS0#_R — HR51 1 0Ohm 2 — ESPI_CS0# [56,63]

CJ10 STRAP IPD 20K GP_B23_PCHHOT#
CE17 — ESPI_ALERT0# [56]
GP_B23/PCHHOT_N/SIO_SPI1_CS1_N/ — PSE_SPI3_CS1_N/PSE_TGPIO28
GP_B03/CPU_GP2/ — ESPI_ALERT0_N/PSE_TGPIO26
GP_B04/CPU_GP3/ — ESPI_ALERT1_N/PSE_TGPIO27
GP_B02/PMC_VRALERT_N/ — ESPI_ALERT2_N/PSE_TGPIO25
GP_B14/SPKR/PMC_TGPIO1/SIO_SPI0_CS1_N/ — PSE_SPI2_CS1_N
CJ13 GP_B04 /X HT7 1 TPC26b
CE10 GP_B02 /X HT8 1 TPC26b
CJ27 STRAP IPD 20K GP_B14_SPKR — HR53 1 0Ohm 2 — PCH_SPKR [51,58]

GP_B10/SIO_I2C5_SCL/ — PSE_I2C2_SCL/ESPI_ALERT3_N
GP_B09/SIO_I2C5_SDA/ — PSE_I2C2_SDA/ESPI_CS3_N
CJ6 GP_B10 /X HT9 1 TPC26b
CJ8 GP_B09 /X HT10 1 TPC26b

GP_F11/PSE_TRACECLK/ — ISI_TRACECLK/PSE_TGPIO49
GP_F12/AVS_I2S4_TXD/ — PSE_TRACESWO/ISI_TRACESWO
GP_F13/AVS_I2S4_SFRM/ — PSE_SWDIO/ISI_SWDIO
GP_F14/AVS_I2S4_RXD/PSE_TRACEDATA_1/ — ISI_TRACEDATA_1
GP_F15/PSE_TRACEDATA_2/ — ISI_TRACEDATA_2
GP_F16/AVS_I2S4_SCLK/ — PSE_SWCLK/ISI_SWCLK
GP_F05/PSE_TGPIO14
GP_F17/PSE_TRACEDATA_3/ISI_TRACEDATA_3/ — PSE_TGPIO50

M11 — GP_F13_MBID0
H11 — GP_F14_MBID1
F11 — GP_F15_MBID2
M14
K14
H14
P8
F14

+3P3V_SB
HR222 1 10KOhm 2 1%
/X HR223 1 10KOhm 2 1%
/X HR224 1 10KOhm 2 1%
/X HR225 1 10KOhm 2 1%
HR226 1 10KOhm 2 1%
HR227 1 10KOhm 2 1%
GND

The eSPI controller supports 14 MHz, 20 MHz, 33 MHz, and 50 MHz.

99AAG8_QS
INT EKL J6413 1.8G/1.5M B1 QWVS BGA
01001-02010300
s_bga_1493p_1378x945_h63

SCI / SMI# and NMI
- GP_B14, GP_B20, GP_B23
- GP_C[23:22]
- GP_D[4:0]
- GP_E[8:0], GP_E[16:13]

GSPI/TSPI Disable Guidelines:
SIO_SPI[2:0]
PSE_SPI[3:0]
TSPI

GSPI/TSPI signals are multiplexed with GPIOs and default to GPIO functionality.
If GSPI/TSPI interface is not used, the signals can be used as GPIOs instead.
If the GPIO functionality is also not used, the signals can be left as no-connect.

M/B ID

MBID2	MBID1	MBID0	Rev.
0	0	0	R1.00
0	0	1	R1.01
0	1	0	
0	1	1	

STRAP
Usage: Reserved
0 = RSVD
1 = NORMAL OPERATION (Default)
NO IPU/IPD
+3P3V_SB
HR55 1 20KOhm 2 1%
FSPI_IO0_MOSI_R — /X HR58 1 4.7KOhm 2 1%
GND

STRAP
Usage: Reserved
0 = RSVD
1 = NORMAL OPERATION (Default)
NO IPU/IPD
HR54 1 20KOhm 2 1% — +3P3V_SB
/X HR56 1 4.7KOhm 2 1% — +1P8V_SB
GP_E06 — /X HR59 1 4.7KOhm 2 1%
※ The pull-up rail will be V1P8A or V3P3A, depending on what I/O voltage the GPIO is configured to.
GND

STRAP
Usage: TOP SWAP OVERRIDE
0 = DISABLED (Default)
1 = ENABLED
IPD 20K
+3P3V
/X HR57 1 4.7KOhm 2 1%
GP_B14_SPKR — /X HR60 1 20KOhm 2 1%
※ EPU 20K at SPI FLASH side.
GND

STRAP
Usage: Reserved
0 = RSVD
1 = NORMAL OPERATION (Default)
NO IPU/IPD
+3P3V_SB
HR62 1 20KOhm 2 1%
FSPI_IO2_R — /X HR65 1 4.7KOhm 2 1%
※ EPU 20K at SPI FLASH side.
GND

STRAP (CRB only)
Usage: Reserved
0 = RSVD
1 = 3.3V for THC_SPI
1 = 1.8V NORMAL OPERATION
NO IPU/IPD
/X HR61 1 20KOhm 2 1% — +3P3V_SB
/X HR63 1 20KOhm 2 1% — +1P8V_SB
GP_E10 — /X HR66 1 4.7KOhm 2 1%
GND

STRAP
Usage: Reserved
0 = NORMAL OPERATION (Default)
1 = RESERVED
IPD 20K
+3P3V_SB
/X HR64 1 4.7KOhm 2 1%
GP_B23_PCHHOT# — /X HR67 1 20KOhm 2 1%
※ EPU 20K at SPI FLASH side.
GND

STRAP
Usage: Reserved
0 = RSVD
1 = NORMAL OPERATION (Default)
NO IPU/IPD
+3P3V_SB
HR69 1 20KOhm 2 1%
FSPI_IO3_R — /X HR71 1 4.7KOhm 2 1%
※ EPU 20K at SPI FLASH side.
GND

STRAP (CRB only)
Usage: Reserved
0 = RSVD
1 = 3.3V for THC_SPI
1 = 1.8V NORMAL OPERATION
NO IPU/IPD
/X HR68 1 20KOhm 2 1% — +3P3V_SB
HR70 1 20KOhm 2 1% — +1P8V_SB
GP_E11 — /X HR72 1 4.7KOhm 2 1%
GND

ASUSTek COMPUTER INC.
Title : CPU ESPI/FSPI
Engineer: Shawn Yu
Size: A3 | Project Name: MIX-EHLD1 | Rev: R1.01
Date: Friday, July 16, 2021 | Sheet 12 of 90

GPIO Disabling and Termination Guidelines
When GPIO interface is not implemented on the platform, the signal pin(s)
may be left unterminated, but should not be configured as GPI's.

GSPI/TSPI Disable Guidelines:
SIO_SPI[2:0]
PSE_SPI[3:0]
TSPI

GSPI/TSPI signals are multiplexed with GPIOs and default to GPIO functionality.
If GSPI/TSPI interface is not used, the signals can be used as GPIOs instead.
If the GPIO functionality is also not used, the signals can be left as no-connect.



99AAG8_QS
INT EKL J6413 1.8G/1.5M B1 QWVS BGA
01001-02010300
s_bga_1493p_1378x945_h63

STRAP
Usage: NO REBOOT
0 = REBOOT ENABLED (Default)
1 = NO REBOOT
IPD 20K



STRAP
Usage: Reserved
0 = NORMAL OPERATION (Default)
1 = RESERVED
IPD 20K



* CRB: 4.7K PU to +V3.3A
* EDS: Satrpping 0' for normal operation.



ASUSTek COMPUTER INC.
Title : CPU SPI
Engineer: Shawn Yu
Size A3 | Project Name MIX-EHLD1 | Rev R1.01
Date: Thursday, July 15, 2021 | Sheet 13 of 90











GP_C05	GP_H00	GP_H01	GP_H02	Boot Strap Configuration
0	0	0	0	IFWI boot from SPI (eSPI enabled)
0	1	0	0	IFWI boot from SPI (eSPI disabled)

ASUSTek COMPUTER INC.

Title : CPU PSE GBE RGMII

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 14 of 90



ASUSTek COMPUTER INC.

Title : CPU HDA/I2S/SD_SDIO

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 15 of 90



Lane #	0	1	2	3	4	5	6	7	8	9	10	11
ModPHY Lanes												
High Speed I/O (HSIO) Type	USB SuperSpeed							SGMII GbE				
	0	1	2	3				PSE 0	Host 0	PSE 1	Host 0	PSE 1
	PCIe 0				UFS 0		UFS 1		SATA			
	0	1	2	3	0	1	0	1	0	1		
	PCIe 2		PCIe 2		PCIe 3		PCIe 1		PCIe 1			
	0	1	0	1	0	1	0	1	0	1		
						PCIe 1						
						0						



ASUSTek COMPUTER INC.	Title : CPU HSIO USB2.0		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 16 of 90		



ASUSTek COMPUTER INC.	Title : CPU CLK RTC	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 17 of 90	



ASUSTek COMPUTER INC.

Title : CPU EMMC

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 18 of 90



ASUSTek COMPUTER INC.	Title : CPU MISC	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 19 of 90	


+VDDQ_CPU
+1P2V_DDR
Max=3.5A
HU1N
99AAG8_QS
INT EKL J6413 1.8G/1.5M B1 QWVS BGA
01001-02010300
s_bga_1493p_1378x945_h63
+VCCIO_CPU
+1P05V_VCCIO
Max=5.5A
VCCIO_VCC_SENSE [79]
VCCIO_VSS_SENSE [79]
+1P05V_SFR_SOC
+1P05V_ST_SOC
+1P8V_AGSH_SOC
+1P2V_SFR_OC_SOC
+1P05V_STG_SOC
+1P05V_FUSE_SOC
HR1411 0Ohm 2 mbs_r0603 +1P05V_FET_OUT +VCCSFR_CPU
HR1421 0Ohm 2 mbs_r0603 +1P05V_ST +VCCST_CPU
HR1431 0Ohm 2 mbs_r0603 +1P8V_AGSH +VCCAGSH_CPU
HR1441 0Ohm 2 mbs_r0603 +1P2V_SFR_OC +VCCSFR_OC_CPU
HR1451 0Ohm 2 mbs_r0603 +1P05V_STG +VCCSTG_CPU
HR1461 0Ohm 2 mbs_r0603
HR1471 0Ohm 2 mbs_r0603 +1P05V_FUSE +VCC1P05_OUT_PCH
+VCORE
+VCORE
Max=28.0A
HU1M
99AAG8_QS
INT EKL J6413 1.8G/1.5M B1 QWVS BGA
01001-02010300
s_bga_1493p_1378x945_h63
+1P05V_ST
HR148 56Ohm 1%
HR149 100Ohm 1%
HR150 45.3Ohm 1%
[76] VCORE_SVID_CLK
[76] VCORE_SVID_DATA
[76] VCORE_SVID_ALERT#
VCORE_VCC_SENSE [76]
VCORE_VSS_SENSE [76]
+VCORE IccMAX = 28.0A
+VCORE_AUX IccMAX = 15.0A
+1P2V_DDR IccMAX = 3.5A
+1P05V_VCCIO IccMAX = 5.5A
+1P8V_SB_SOC IccMAX = 0.649A
Title : CPU VCORE/VDDQ/VCCI
ASUSTek COMPUTER INC.
Engineer: Shawn Yu
Size A3
Project Name MIX-EHLD1
Rev R1.01
Date: Thursday, July 15, 2021
Sheet 20 of 90



ASUSTek COMPUTER INC.	Title : CPU VCORE_AUX/1P8V/3	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 21 of 90	



ASUSTek COMPUTER INC.

Title : CPU VSS

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 22 of 90



ASUSTek COMPUTER INC.	Title : CPU CFG/RSVD
	Engineer: Shawn Yu
Size: A3	Project Name: MIX-EHLD1
	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 23 of 90

Title :	XXX
ASUSTek COMPUTER INC.	Engineer: Shawn Yu
Size: A3	Project Name: MIX-EHLD1
Rev: R1.01	
Date: Thursday, July 15, 2021	Sheet 24 of 90

VCORE TOP SIDE



VCORE BOTTOM SIDE



VDDQ_CPU TOP SIDE



VDDQ_CPU BOTTOM SIDE



VCCIN_AUX TOP SIDE



VCORE_AUX BOTTOM SIDE



ASUSTeK COMPUTER INC.	Title : CPU CAPS		
	Engineer: Shawn Yu		
Size: A1	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, June 25, 2020	Sheet 35 of 36		



ASUSTek COMPUTER INC.	Title : DDR4 SODIMM CH0 9.2H		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 26 of 90		



Elkhart Lake DDR4 SODIMM Decoupling

This recommendation assume 2CH, 1DPC (2 connector) implementation of SO-DIMMs.

DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x µF (size)
DDR4 SODIMM 1DPC	VDDQ/VDD	4 near each side of the DIMM connector close to VDD pins	16x 10µF (0603)
		4 near each side of the DIMM connector close to VDD pins	16x 1µF (0402)
		placeholder	1x 330µF (7343)
	VTT	Place on VTT plane close to DIMM 1 cap stuffed, 1 placeholder	2x 10µF (0603)
		Place on VTT plane close to DIMM	4x 1µF (0402)
	VPP	DIMM pin side, 1 per DIMM	2x 10µF (0603)
		DIMM pin side, 1 per DIMM	2x 1µF (0402)
	VDDSPD	1 cap per DIMM. Place close to DIMM	2x 0.1µF (0402)
		1 cap per DIMM. Place close to DIMM	2x 2.2µF (0402)

Note:
1. Total quantity is referring to 2 channels.

ASUSTek COMPUTER INC.

Title : DDR4 SODIMM CH0 PWR

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 27 of 90



ASUSTek COMPUTER INC.	Title : DDR4 SODIMM CH1 5.2H		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 28 of 90		



Elkhart Lake DDR4 SODIMM Decoupling

This recommendation assume 2CH, 1DPC (2 connector) implementation of SO-DIMMs.

DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x µF (size)
DDR4 SODIMM 1DPC	VDDQ/VDD	4 near each side of the DIMM connector close to VDD pins	16x 10µF (0603)
		4 near each side of the DIMM connector close to VDD pins	16x 1µF (0402)
		placeholder	1x 330µF (7343)
	VTT	Place on VTT plane close to DIMM 1 cap stuffed, 1 placeholder	2x 10µF (0603)
		Place on VTT plane close to DIMM	4x 1µF (0402)
	VPP	DIMM pin side, 1 per DIMM	2x 10µF (0603)
		DIMM pin side, 1 per DIMM	2x 1µF (0402)
	VDDSPD	1 cap per DIMM. Place close to DIMM	2x 0.1µF (0402)
		1 cap per DIMM. Place close to DIMM	2x 2.2µF (0402)

Note:
1. Total quantity is referring to 2 channels.

ASUSTek COMPUTER INC.

Title : DDR4 SODIMM CH1 PWR

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 29 of 90


Imax = 0.48A
VOUT = 1.05V (1 + R1/R2)
CH7513A-BF
06106-00940006
LVU1A
LVU1B
LVU2
LVU4
RP111L101D5-TR
06007-00390700
Io=510mA/600W
9904AMF
05002-00010SMI
EEPROM 9904AMF SOP-8
07009-00042600
XTAL 27MHZ/10PPF/10PPM/3.2*2.5
SOC GPIO
LVDS resolution selection
Pin56 BLUP pull-high RES.
ES sample: LVR3 = 0ohm
MP sample: LVR3 = 10Kohm
R1.01 RSVD LVR57 to verify RST# timing
R1.01 LVDS_PWM_IN from SOC change to SIO
F/w update to 2021042201.bin
To fix LVDS S3 resume no display issue.
LVDS_EDP_SEL
LVDS
eDP
Title : DDI0 eDP to LVDS CH7513B-BF
ASUSTek COMPUTER INC.
Engineer: Shawn Yu
Size A2
Project Name MIX-EHLD1
Rev R1.01
Date: Thursday, July 15, 2021
Sheet 30 of 90


+3P3V_5V_PANEL
EDR1 10KOhm 1%
EDR2 10KOhm 1%
R1.01
[10] PNL0_EDP_BKLTEN
[30] LVU1_GPIO7
N/A EDR4 1 0Ohm 2
/X EDR5 1 0Ohm 2
EDP_BKLTEN
[10] PNL0_EDP_BKLTCTL
N/A EDR3 1 0Ohm 2
EDP_BKLTCTL
EDR3&EDR4-I. To fix eDP no display issue.
+5V_12V_BLVCC
LVDS1
[30] LVDS_SPD1
[30] LVDS_L1_CLK_DN
[30] LVDS_L1_CLK_DP
[31] LVDS_VCON
[30,31] LVDS_ENABKL
[30] LVDS_SPC1
[30] LVDS_L0_CLK_DN
[30] LVDS_L0_CLK_DP
+3P3V_5V_PANEL
+3P3V
1.50A
[30] LVDS_L1_TX0_DN
[30] LVDS_L1_TX0_DP
[30] LVDS_L1_TX1_DN
[30] LVDS_L1_TX1_DP
[30] LVDS_L1_TX2_DN
[30] LVDS_L1_TX2_DP
[30] LVDS_L1_TX3_DN
[30] LVDS_L1_TX3_DP
[30] LVDS_L0_TX0_DN
[30] LVDS_L0_TX0_DP
[30] LVDS_L0_TX1_DN
[30] LVDS_L0_TX1_DP
[30] LVDS_L0_TX2_DN
[30] LVDS_L0_TX2_DP
[30] LVDS_L0_TX3_DN
[30] LVDS_L0_TX3_DP
NP_NC2
SIDE2
SIDE1
NP_NC1
GND
WTOB_CON_40P
12G171040402
WtoB CON 40P 0.5MM,R/A,LVDS
CN LVDS eDP
26 LVDS_L0_CLK_DP eDP_AUXP
27 LVDS_L0_CLK_DN eDP_AUXN
3 LVDS_L0_TX2_DP eDP_TX0P
4 LVDS_L0_TX2_DN eDP_TX0N
5 LVDS_L0_TX1_DP eDP_TX1P
6 LVDS_L0_TX1_DN eDP_TX1N
7 LVDS_L0_TX0_DP eDP_HPD
PNL_PWR1
1-2 PANEL PWR = 5V
(default) 2-3 PANEL PWR = 3.3V
PNL_PWR1
+5V
+3P3V
1.50A
+3P3V_5V_PANEL_Q
HEADER_1X3P
HEADER 1X3P,S/T,2.0mm,DIP
LVC22 1UF/16V mbs_c0402
GND
LVR34 47KOhm 1%
LVC23 0.1UF/16V mbs_c0402
PANEL_EN_G
LVQ2
EMF09P02V
Rdson=18mOhm/Vgs(th)=-1.2V
Id=-20A/Pd=3W
+3P3V_5V_PANEL
1.50A
LVC24 10UF/10V mbs_c0603
LVC25 0.1UF/16V mbs_c0402
PNL_PWR1(2-3)1
MINI_JUMPER
12G044200027
MINI JUMPER 2P,2.0MM,F,SMT
+12V
LVR35 10KOhm 1%
LVR36 53.6KOhm 1%
PANEL_EN_B
R1.01 LVDS_PWM_IN from SOC change to SIO
[30] LVDS_ENAVDD
N/A LVR371 0Ohm 2
LVD1
1PS70SB45
s_sot323
PANEL_EN_A
LVQ3
2N7002-L
Rdson=15Ohm/Vgs(th)=1.7V
N/A LVR40 100KOhm 1%
[10] PNL0_EDP_VDDEN
LVR391 0Ohm 2
[30] LVU1_GPIO8
EDR6 1 0Ohm 2
BKL_PWR1
1-2 BKL PWR = 12V
(default) 2-3 BKL PWR = 5V
BKL_PWR1
+12V
+5V
+5V_12V_BLVCC_Q
LVL1 1 2 220Ohm/100Mhz
mbs_l0603
krat=2A
+5V_12V_BLVCC
LVC27 10UF/25V s_c0805_h57
LVC28 10UF/25V s_c0805_h57
BKL_PWR1(2-3)1
MINI_JUMPER
12G044200027
MINI JUMPER 2P,2.0MM,F,SMT
BKL_PWR1 jumper default change to 5V(2-3)
INV1
+5V_12V_BLVCC
LVDS_VCON [31]
LVDS_ENABKL [30,31]
WAFER_BOX_1X5P
12G080100005B
WAFER HD 5P S/T 2.0mm WHITE
LVR45 1MOhm 1%
GND
+3P3V
+5V
LVQ4A UM6K1N
LVR41 10KOhm 1%
[13,26,28,30,34] SMB_CLK_3P3V
SMB_CLK_5V
LVQ4B UM6K1N
LVR42 10KOhm 1%
[13,26,28,30,34] SMB_DATA_3P3V
SMB_DATA_5V
LVC26 0.1UF/16V mbs_c0402
LVU3
VDD A
GND W
SCL SDA
LVU3_TER_A
BKLT_CTRL_VR1
AD5247BKSZ10-RL7
06G028010012
DIGI POTEN. AD5247BKSZ10-RL7
LVR38 0Ohm
CTL_SEL1
1-2 DC Control
(default) 2-3 PWM Control
CTL_SEL1
BKLT_CTRL_VR1
LVDS_VCON
BKLT_CTRL_VR2
LVR431 0Ohm 2 mbs_r0402
LVR581 0Ohm 2 mbs_r0402
LVDS_VCON [31]
LVDS_PWM_OUT [30]
SIO_LVDS_PWM [30,56]
HEADER_1X3P
HEADER 1X3P,S/T,2.0mm,DIP
R1.01
CTL_SEL1(1-2)1
MINI_JUMPER
12G044200027
MINI JUMPER 2P,2.0MM,F,SMT
CTL_SEL1 jumper default change to DC(1-2)
ASUSTeK COMPUTER INC.
Title : DDI0 eDP/LVDS CON
Engineer: Shawn Yu
Size A2
Project Name MIX-EHLD1
Rev R1.01
Date: Thursday, July 15, 2021
Sheet 31 of 90



ASUSTek COMPUTER INC.

Title : DDI2 DP to VGA IT6516B

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 32 of 90



Virtual CRT Connection



ASUSTeK COMPUTER INC.	Title : DDI2 VGA CON	
	Engineer: Shawn Yu	
Size: A2	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 33 of 90	

HDMI Level Shifter Redriver TDP158 Co-Lay HDMI Retimer SN75DP159RSBR



TDP158

PIN08: I2C_EN I2C_EN = High; Puts Device into I2C Control Mode I2C_EN = Low; Puts Device into Pin Strap Mode HDU1_I2C_EN — HDR181 1KOhm 2 1% +3P3V_HDMI; HDR251 1KOhm 2 1% GND	**PIN08: I2C_EN/PIN** I2C_EN/PIN = High; puts device into I2C control mode I2C_EN/PIN = Low; puts device into pin strap mode ← default x PU or PD RES = 64.9Kohm for DP159
PIN17: A0/EQ1 I2C_EN = High, Address Bit 1 for I2C Programming I2C_EN = Low, EQ1 Pin Setting; Works in conjunction with A1/EQ2; See Main Link Inputs for settings. For pin control, Low = 1 kΩ pulldown resistor to GND, High = 1 kΩpullup resistor to VCC, NC = Floating. HDU1_EQ_SEL — HDR211 1KOhm 2 1% +3P3V_HDMI; HDR281 1KOhm 2 1% GND	**PIN17: EQ_SEL/A0** Input Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = L: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ ← default EQ_SEL = H: Fixed at 14 dB x PU or PD RES = 64.9Kohm for DP159
PIN23: A1/EQ2 I2C_EN = High, Address Bit 2 for I2C Programming I2C_EN = Low, EQ2 Pin Setting; Works in conjunction with A0/EQ1; See Main Link Inputs for settings. For pin control, Low = 1 kΩ pulldown resistor to GND, High = 1 kΩpullup resistor to VCC, NC = Floating. HDU1_HDMI_SEL# — HDR221 1KOhm 2 1% +3P3V_HDMI; HDR291 1KOhm 2 1% GND	**PIN23: HDMI_SEL#/A1** HDMI_SEL when I2C_EN/PIN = Low HDMI_SEL = High: Device configured for DVI HDMI_SEL = Low: Device configured for HDMI ← default (Adaptor ID block is readable through I2C[4] or I2C-over-AUX.) x PU or PD RES = 64.9Kohm for DP159
PIN34: SLEW Clock Slew Rate Control: See Slew Rate Control SLEW = L: Slowest ~ 203 ps SLEW = NC (Default): Mid-range 1 ~ 180 ps SLEW = H: Fastest ~ 122 ps For pin control, L = 1 kΩ pulldown resistor to GND, H = 1 kΩ pullup resistor to VCC, NC = Floating. HDU1_SLEW_CTL — HDR191 1KOhm 2 1% +3P3V_HDMI; HDR261 1KOhm 2 1% GND	**PIN34: SLEW_CTL** Slew rate control when I2C_EN/PIN = Low. SLEW_CTL = H, fastest data rate SLEW_CTL = L, 5 ps slow SLEW_CTL = No Connect, 10 ps slow ← default x PU or PD RES = 64.9Kohm for DP159
PIN16: TERM Source Termination Cotnrol: See Transmitter Impedance Control TERM = H, 75 Ω ~ 150 Ω TERM = L, Transmit Termination impedance in 150 Ω ~ 300 Ω TERM = NC, No transmit Termination Note: When TMDS_CLOCK_RATIO_STATUS bit = 1 the TDP158 sets source termination to 75 Ω ~ 150 Ω Automatically For pin control, L = 1 kΩ pulldown resistor to GND, H = 1 kΩ pullup resistor to VCC, NC = Floating. HDU1_PRE_SEL — HDR201 1KOhm 2 1% +3P3V_HDMI; HDR271 1KOhm 2 1% GND	**PIN16: PRE_SEL** De-emphasis pin strap when I2C_EN/PIN = Low. PRE_SEL = L: ~ 2 dB de-emphasis PRE_SEL = No Connect: 0 dB ← default PRE_SEL = H: Reserved x PU or PD RES = 64.9Kohm for DP159

SN75DP159RSBR

PIN08: I2C_EN/PIN I2C_EN/PIN = High; puts device into I2C control mode I2C_EN/PIN = Low; puts device into pin strap mode ← default x PU or PD RES = 64.9Kohm for DP159	
PIN17: EQ_SEL/A0 Input Receive Equalization pin strap when I2C_EN/PIN = Low EQ_SEL = L: Fixed EQ at 7.5 dB EQ_SEL = No Connect: Adaptive EQ ← default EQ_SEL = H: Fixed at 14 dB x PU or PD RES = 64.9Kohm for DP159	
PIN23: HDMI_SEL#/A1 HDMI_SEL when I2C_EN/PIN = Low HDMI_SEL = High: Device configured for DVI HDMI_SEL = Low: Device configured for HDMI ← default (Adaptor ID block is readable through I2C[4] or I2C-over-AUX.) x PU or PD RES = 64.9Kohm for DP159	
PIN34: SLEW_CTL Slew rate control when I2C_EN/PIN = Low. SLEW_CTL = H, fastest data rate SLEW_CTL = L, 5 ps slow SLEW_CTL = No Connect, 10 ps slow ← default x PU or PD RES = 64.9Kohm for DP159	
PIN16: PRE_SEL De-emphasis pin strap when I2C_EN/PIN = Low. PRE_SEL = L: ~ 2 dB de-emphasis PRE_SEL = No Connect: 0 dB ← default PRE_SEL = H: Reserved x PU or PD RES = 64.9Kohm for DP159	

ASUSTeK COMPUTER INC.

Title : DDI1 HDMI ALS SN75DP159

Engineer: Shawn Yu

Size	Project Name	Rev
A2	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 34 of 90







HDMI type A receptacle

Pin 1	TMDS Data2+
Pin 2	TMDS Data2 Shield
Pin 3	TMDS Data2−
Pin 4	TMDS Data1+
Pin 5	TMDS Data1 Shield
Pin 6	TMDS Data1−
Pin 7	TMDS Data0+
Pin 8	TMDS Data0 Shield
Pin 9	TMDS Data0−
Pin 10	TMDS Clock+
Pin 11	TMDS Clock Shield
Pin 12	TMDS Clock−
Pin 13	CEC
Pin 14	Reserved (HDMI 1.0–1.3a) Utility/HEAC+ (HDMI 1.4+, optional, HDMI Ethernet Channel and Audio Return Channel)
Pin 15	SCL (I²C serial clock for DDC)
Pin 16	SDA (I²C serial data for DDC)
Pin 17	Ground (for DDC, CEC, ARC, and HEC)
Pin 18	+5 V (min. 0.055 A)[3]
Pin 19	Hot Plug Detect (all versions) HEAC− (HDMI 1.4+, optional, HDMI Ethernet Channel and Audio Return Channel)





ASUSTek COMPUTER INC.

Title : DDI1 HDMI CON

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 35 of 90

SATA CON





ASUSTek COMPUTER INC.	Title : SATA CON	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 36 of 90	

mini-PCIe +3.3V :
Peak = 2750mA
Normal = 1100mA

mini-PCIe +1.5V :
Peak = 500mA
Normal = 375mA

+3P3V_SB
+1P5V_MINI
+MINI_USIM_PWR
+3P3V
GND

M1C1 10UF/6.3V mbs_c0402
M1C3 0.1UF/16V mbs_c0402
M1C4 0.1UF/16V mbs_c0402
M1C5 10UF/6.3V mbs_c0402
M1C2 0.1UF/16V mbs_c0402
M1C6 0.1UF/16V mbs_c0402
M1C9 10UF/6.3V mbs_c0402
M1C10 0.1UF/16V mbs_c0402
M1C7 0.1UF/16V mbs_c0402
M1C8 0.1UF/16V mbs_c0402

M1R1 0Ohm MINI_WAKE#
M1R2 0Ohm MINI_CLKREQ#
M1R6 0Ohm PCIE_P1_RXN_C
M1R7 0Ohm PCIE_P1_RXP_C
M1R3 10KOhm 1%
M1R4 0Ohm
M1R5 0Ohm
M1R8 0Ohm
M1R9 0Ohm
M1R101 0Ohm
M1R111 0Ohm

[19,38,39,45,47,61] WAKE#
[17] PCIE_CLKREQ0#
[17] CLK0_100M_MINI_DN
[17] CLK0_100M_MINI_DP
[40] MINI_USIM_PRESENCE
[16] PCIE_P1_RXN
[16] PCIE_P1_RXP
[16] PCIE_P1_TXN
[16] PCIE_P1_TXP

MINI_USIM_DATA [40]
MINI_USIM_CLK [40]
MINI_USIM_RESET [40]
MINI_USIM_VPP [40]
MINI_W_DISABLE# [12]
PLTRST#_BUF [38,39,45,47,56,59,62,68]
SMB_CLK [13,56]
SMB_DATA [13,56]
USB2_P9_DN [16]
USB2_P9_DP [16]

MINI_W_DISABLE#_R
MINI_PLTRST#
MINI_SMB_CLK
MINI_SMB_DATA
USB2_P9_DN_R
USB2_P9_DP_R

R1.01 ***SMBus level shifter

M1L1
90OHM/100Mhz
09023-00022200
C.M. CHOKE(0805)90 OHM/330mA

MINI_CARD1
WAKE# 1
Reserved1 3
Reserved2 5
CLKREQ# 7
GND1 9
REFCLK- 11
REFCLK+ 13
GND2 15
Reserved/UIM_C8 17
Reserved/UIM_C4W_DISABLE# 19
GND3 21
PERn0 23
PERp0 25
GND4 27
GND5 29
PETn0 31
PETp0 33
GND6 35
Reserved3 37
Reserved4 39
Reserved5 41
Reserved6 43
Reserved7 45
Reserved8 47
Reserved9 49
Reserved10 51
GND13 53
GND14 54
3.3V_1 2
GND7 4
1.5V_1 6
UIM_PWR 8
UIM_DATA 10
UIM_CLK 12
UIM_RESET 14
UIM_VPP 16
GND8 18
PERST# 20
+3.3Vaux 22
GND9 24
1.5V_2 26
SMB_CLK 28
SMB_DATA 30
GND10 32
USB_D- 34
USB_D+ 36
GND11 38
LED_WWAN# 40
LED_WLAN# 42
LED_WPAN# 44
1.5V_3 46
GND12 48
3.3V_2 50
NP_NC2 52
NP_NC1 55
MINI_PCI_LATCH_52P
12G03013052N
MINI PCI-E 52P,0.8MM,9.0H SMT
s_mini_pci_52p_4h_full_half

PIN51 mSATA PEDET:
0: SATA
1: PCIe
(To be grounded for SATA, No connect for PCIe.)

M1U1
IN 1
GND 2
SHDN# 3
OUT 5
SET 4
G9141T11U
06G029350010
LDO REG. G9141T11U SOT23-5
Vset = 1.0V
Vout = 1.0 x (1+R1/R2)

+1P5V_MINI_VIN
+1P5V_MINI_VSET

M1R12 0Ohm
M1R13 0Ohm
M1R14 10KOhm mbs_r0402 1%
M1R15 20KOhm mbs_r0402 1%
M1C11 1UF/16V mbs_c0402
M1C12 1000PF/50V mbs_c0402
M1C13 10UF/6.3V mbs_c0402



NUT_MINI_F1
TC217BC176D146
13020-01360100
NUT+SCREW M2 H=7.3 3IN1

NUT_MINI_H1
TC217BC176D146
13020-01370100
NUT M2X4.75 H=2.0 THOUNGH-HOLE

ASUSTek COMPUTER INC.
Title : mini-PCIe SLOT
Engineer: Shawn Yu
Size A3
Project Name MIX-EHLD1
Rev R1.01
Date: Thursday, July 15, 2021
Sheet 37 of 90

M.2 KEY-M 2280 (PCIE x2 NVME)



ASUSTek COMPUTER INC.	Title : M.2 KEY-M 2280	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 38 of 90	

M.2 KEY-B 3042/3052



Socket 2 Module Configuration Table

Module Configuration Decodes					
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75	CONFIG_3 (Pin 1)	Module Type and Main Host Interface[1]	Port Configuration[2]
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A
0	0	1	0	WWAN – PCIe	0
0	1	1	0	WWAN – PCIe	1
0	0	0	1	WWAN - USB 3.0	0
0	1	0	1	WWAN - USB 3.0	1
0	0	1	1	WWAN - USB 3.0	2
0	1	1	1	WWAN - USB 3.0	3
1	0	0	0	WWAN - SSIC	0
1	1	0	0	WWAN - SSIC	1
1	0	1	0	WWAN - SSIC	2
1	1	1	0	WWAN - SSIC	3
1	0	0	1	WWAN - PCIe	2
1	1	0	1	WWAN - PCIe	3
1	0	1	1	RFU	N/A
1	1	1	1	No Module Present	N/A

[1] USB 2.0 supported on all WWAN configurations (HSIC supported on WWAN configuration 3)
[2] Applicable to WWAN only

ASUSTeK COMPUTER INC.	Title : M.2 KEY-B 3042/3052	
	Engineer: Shawn Yu	
Size: A2	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 39 of 90	

MICRO SIM SOCKET

USIM support mini-PCIE & M.2 KEY-B solt by BOM option.
Default = M.2 KEY-B



ASUSTek COMPUTER INC.	Title : SIM CARD SLOT	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 40 of 90	

USB2.0 REAR CON





BOM Option for USB2 X2



BOM Option for USB2 X2

BOM Option for USB2 X4





BOM Option for USB2 X2



ASUSTek COMPUTER INC.

Title : USB2.0 REAR CON

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 41 of 90

USB2.0 FRONT HD









ASUSTek COMPUTER INC.	Title : USB2.0 FRONT HD	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 42 of 90	

USB3.1 GEN1 REAR CON















ASUSTek COMPUTER INC.

Title : USB3.1 GEN1 REAR CON

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 43 of 90

USB3.2 GEN1 FRONT HD

Title :	XXX
ASUSTek COMPUTER INC.	Engineer: Shawn Yu
Size: A3	Project Name: MIX-EHLD1
Rev: R1.01	
Date: Thursday, July 15, 2021	Sheet 44 of 90

LAN1 RTL8111H



ASUSTek COMPUTER INC.	Title : LAN1 RTL8111H		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 45 of 90		



ASUSTek COMPUTER INC.	Title : LAN1 RJ45 CON	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 46 of 90	

LAN2 RTL8111H



ASUSTek COMPUTER INC.	Title : LAN2 RTL8111H	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 47 of 90	



ASUSTek COMPUTER INC.	Title : LAN2 RJ45 CON	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 48 of 90	

LAN3

ASUSTek COMPUTER INC.	Title : XXX		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 49 of 90		

LAN3

ASUSTek COMPUTER INC.	Title : XXX		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 50 of 90		

AUDIO ALC897-VA2



Layout Note:
GND - AGND short pad for internal layer.



Layout Note:
All of JD resistors should be placed as close as possible to the sense pin of codec.



JD1	200K	FRONT_JD	
	100K	SURR_JD	
JD2	200K	MIC1_JD	
	100K	CLFE_JD	
JD3	200K	MIC2_JD	(AAFP_JD)
	100K	LINE2_JD	(AAFP_JD)
JD4	200K	LINE1_JD	
	100K	SIDE_JD	

ASUSTek COMPUTER INC.

Title : AUDIO CODEC ALC897

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 51 of 90

AUDIO FRONT HD



AUDIO REAR PHONE JACK



ASUSTek COMPUTER INC.

Title : AUDIO PHONE JACK

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 52 of 90

AUDIO AMP EUA2075



Table 2. AGC Function

AGC Voltage	Output Power
VDD ~ 0.45VDD or AGC Floating	Disable AGC Function
0.45VDD~0.27VDD	$8\times(VDD\times0.5\text{-}VAGC)^2\times0.95/R_L$
0.27VDD ~ GND	P_{OMAX}=2.45W @ 4Ω P_{OMAX}=1.225W @ 8Ω

With the condition: R3 >> R1//R2

$V_{UVP}=[1.2-(5.7\mu A\times R3)]\times(R1+R2)/R2$

$Hysteresis=(4.6\mu A\times R3)\times(R1+R2)/R2$

Figure 30. Under Voltage Protection

ASUSTek COMPUTER INC.	Title : AUDIO AMP. EUA2012A	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 53 of 90	

Title : XXX

ASUSTek COMPUTER INC.

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 54 of 90



	CLRTC1
1-2	Default
2-3	Clear

ASUSTek COMPUTER INC.

Title : RTC

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 55 of 90


+1P05V_ST
+1P05V_VTT_SIO
+12V
O2Q1 PJA3406 RdsonQ=70mOhm/VTH=-4.5 Id=-4.4A/Pd=-1.25W
O2R101 0Ohm
O2R141 10KOhm
O2R15 100KOhm
O2C1 0.1UF/16V
GND
+3P3V_SB
O2R3 4.7KOhm
O2R1 4.7KOhm
O2R2 4.7KOhm
O2R8 0Ohm
O2R121 100KOhm
O2R691 4.7KOhm
[13] PCH_PME#
[75] USBPWR_EN
SIO_PME#
SIO_PECI
[59] CPU_FAN_PWM
[59] CPU_FAN_TACH
[30,31] SIO_LVDS_PWM
O2T1 TPC28b
S0_IDLE#
O2R161 0Ohm
O2R171 0Ohm
O2R181 0Ohm
S0_IDLE#_SIO
SMB_DATA_SIO
SMB_CLK_SIO
[13,37] SMB_DATA
[13,37] SMB_CLK
R1.01 Following IPC standard desing.
SMBus POWER WELL = VSB
O2U1
NCT6126D
06116-00430000
SUPER IO NCT6126D LQFP-128
+3P3V_AVSB_SIO
AGND_SIO
O2L1 220Ohm/100Mhz
O2L2 220Ohm/100Mhz
O2C5 0.1UF/16V
O2C6 0.1UF/16V
O2C7 10UF/6.3V
Analog Input Voltage Range: 0.000V to 2.048V
[58] SIO_VIN2_+3P3V
[58] SIO_VIN1_+5V
[58] SIO_VIN0_+12V
[58] SIO_CPUVCORE
[58] SIO_VREF
[58] SIO_CPUTIN
[58] SIO_SYSTIN
[70] SYS_RDY_LED
[57] SIO_PLAT_SEL
[67,68] ATX_PWRGD
[61] COM3_CTS#
[61] COM3_DSR#
[61] COM3_RTS#
[61] COM3_DTR#
[61] COM3_SIN
[61] COM3_SOUT
[61] COM3_DCD#
[61] COM3_RI#
[61] COM4_CTS#
[61] COM4_DSR#
[61] COM4_RTS#
[61] COM4_DTR#
[61] COM4_SIN
[61] COM4_SOUT
[61] COM4_DCD#
[61] COM4_RI#
[61] COM5_CTS#
[61] COM5_DSR#
[61] COM5_RTS#
[61] COM5_DTR#
[61] COM5_SIN
[61] COM5_SOUT
[61] COM5_DCD#
[61] COM5_RI#
[59] FAN_MODE
[61] COM6_CTS#
[61] COM6_DSR#
[61] COM6_RTS#
[61] COM6_DTR#
[61] COM6_SIN
[61] COM6_SOUT
[61] COM6_DCD#
[61] COM6_RI#
[57] SIO_AT_ATX_SEL
[19,79,83,84] SLP_S0#
[58] SIO_SPKR
COM2_RI# [61]
COM2_DCD# [61]
COM2_SOUT [57,61]
COM2_SIN [61]
COM2_DTR# [57,61]
COM2_RTS# [57,61]
COM2_DSR# [61]
COM2_CTS# [61]
SIO_WDTO#_R
SIO_RSMRST#
SIO_PSON#_R
SLP_S3# [19,56,73,79,81,83,84,85]
SLP_S4# [19,82,83,85]
SIO_PORT80_SEL [57]
O2R7 10KOhm
O2R4 4.7KOhm
O2R6 4.7KOhm
O2R13 10KOhm
O2R9 0Ohm
O2R111 0Ohm
O2R671 0Ohm
SIO_WDTO# [64]
CASEOPEN# [58]
RSMRST# [19,66]
SIO_PWROK [67]
SIO_PWRBTN# [64]
PCH_PWRBTN# [19]
+3P3V_BAT_SIO
O2C3 1UF/16V
+3P3V
O2R691 4.7KOhm
+5V_SB
O2R5 4.7KOhm
R1.01 RSVD SLP_S3# to control PSON#
SIO_PSON# [74,75]
O2R68 0Ohm
O2Q3 2N7002-L
[19,56,73,79,81,83,84,85] SLP_S3#
O2C4 0.1UF/16V
O2R19 4.7KOhm
O2R20 4.7KOhm
O2R21 4.7KOhm
SIO_3VSBSW
S0/S1
S3
S4/S5
LATCH_BKFD_CUT/3VSBSW/DEEP_S5_2
SIO_3VSBSW
SIO_SML_CLK0
SIO_SML_DATA0
O2R221 0Ohm
O2R231 0Ohm
SML_CLK0 [13]
SML_DATA0 [13]
SIO_PAD_CAP
O2C8 1UF/16V
SIO_DPWROK [66]
COM1_RI# [60]
COM1_DCD# [60]
COM1_SOUT [57,60]
COM1_SIN [60]
COM1_DTR# [57,60]
COM1_RTS# [57,60]
COM1_DSR# [60]
COM1_CTS# [60]
LAN1_EN [45]
LAN2_EN [47]
COM1_MODE1 [60]
COM1_MODE2 [60]
DIO_GP42 [58]
DIO_GP41 [58]
DIO_GP40 [58]
DIO_GP37 [58]
DIO_GP36 [58]
DIO_GP35 [58]
DIO_GP34 [58]
DIO_GP33 [58]
RI#_DISABLE [61]
SIO_AT_ATX_DET [64]
AT_ATX_DET
0 = ATX mode
1 = AT mode
RI#_DISABLE
0 = Enable
1 = Disable
O2R24 4.7KOhm
SIO_VHIF
O2R261 0Ohm
LVDS_RST# [30]
SIO_PLED [70]
+1P8V_SB
O2C9 0.1UF/16V
PLTRST#_SIO
ESPI_CS0#_SIO
ESPI_IO0_SIO
ESPI_IO1_SIO
ESPI_IO2_SIO
ESPI_IO3_SIO
ESPI_ALERT0#_SIO
ESPI_RST#_SIO
ESPI_CLK_SIO
ESPI_ALERT_HNSK_SIO
O2R271 0Ohm
O2R281 0Ohm
O2R291 0Ohm
O2R301 0Ohm
O2R311 0Ohm
O2R321 0Ohm
O2R331 0Ohm
O2R341 0Ohm
O2R351 0Ohm
PLTRST#_BUF [37,38,39,45,47,59,62,68]
ESPI_CS0# [12,63]
ESPI_IO0 [12,63]
ESPI_IO1 [12,63]
ESPI_IO2 [12,63]
ESPI_IO3 [12,63]
ESPI_ALERT0# [12]
ESPI_RST# [12,63]
ESPI_CLK [12,63]
O2R36 4.7KOhm
O2R37 4.7KOhm
O2R38 4.7KOhm
O2R39 47KOhm
O2R40 75KOhm
IPD 47K STRAP
Title : SIO NCT6126D
ASUSTeK COMPUTER INC.
Engineer: Shawn Yu
Size: A2
Project Name: MIX-EHLD1
Rev: R1.01
Date: Thursday, July 15, 2021
Sheet 56 of 90

[56,60] COM1_RTS# — O2R41 1KOhm 1% — GND

Strapping Pin51: 2E_4E_SEL	
PIN NAME	2E_4E_SEL
STRAPPING 1'	1' = SIO I/O address is 4Eh/4Fh
STRAPPING 0'	0' = SIO I/O address is 2Eh/2Fh
IPU/IPD	IPD 47.4K

※ IPD active only during VSB Power-up reset

[56,60] COM1_DTR# — O2R42 1KOhm 1% — GND

Strapping Pin52: Entry_Key_SEL	
PIN NAME	Entry_Key_SEL
STRAPPING 1'	1' = The Entry Key is 88
STRAPPING 0'	0' = The Entry Key is 87
IPU/IPD	IPD 47.4K

※ IPD active only during VSB Power-up reset

[56] SIO_PORT80_SEL — O2R45 1KOhm 1% — GND

Strapping Pin69: GPIO_PORT80_SEL	
PIN NAME	GPIO_PORT80_SEL
STRAPPING 1'	1' = Port80 function
STRAPPING 0'	0' = non-Port80 function
IPU/IPD	IPD 47.4K

※ IPD active only during VCC Power-up reset

[56,61] COM2_SOUT — O2R49 1KOhm 1% — GND

Strapping Pin83: PIN 62/63 65/66 PAD Function Selection	
PIN NAME	KBC_EN
STRAPPING 1'	1' = KBC Function
STRAPPING 0'	0' = Others
IPU/IPD	IPD 47.4K

※ IPD active only during VSB Power-up reset

[56,61] COM2_DTR# — O2R54 1KOhm 1% — GND

Strapping Pin81: SOUTC_P80_SEL	
PIN NAME	SOUTC_P80_SEL
STRAPPING 1'	1' = SOUTC_P80 function
STRAPPING 0'	0' = non-SOUTC_P80 function
IPU/IPD	IPD 47.4K

※ IPD active only during VSB Power-up reset

+3P3V_SB — O2R46 1KOhm 1% — [56] SIO_AT_ATX_SEL — /X O2R47 1KOhm 1% — GND

Strapping Pin15: AT_ATX_SEL	
PIN NAME	AT_ATX_SEL
STRAPPING 1'	1' = ATX
STRAPPING 0'	0' = AT
IPU/IPD	IPD 47.03K

R1.01 RSVD Big-Code PLAT HW strap.

+3P3V — /X O2R66 1KOhm 1% — +3P3V_SB — O2R44 1KOhm 1% — [56] SIO_PLAT_SEL

Strapping Pin107: Big code and Atom platform selectSelection	
PIN NAME	PLAT_SEL
3VSB	3VSB = Atom platform
3VCC	3VCC = Big code platform
IPU/IPD	IPD 47.4K

※ IPD active only during VSB Power-up reset

※ Muti Function Pin Strap

+3P3V_SB — O2R50 1KOhm 1% — [56,60] COM1_SOUT

Strapping Pin54: LPC_ESPI_SEL	
PIN NAME	LPC_ESPI_SEL
STRAPPING 1'	1' = eSPI interface
STRAPPING 0'	0' = LPC interface
IPU/IPD	IPD 47.4K

※ IPD active only during VSB Power-up reset

+3P3V_SB — O2R51 1KOhm 1% — [56,61] COM2_RTS#

Strapping Pin80: ESPI_OWN_SEL	
PIN NAME	ESPI_OWN_SEL
STRAPPING 1'	1' = ESPI owner
STRAPPING 0'	0' = Not ESPI owner
IPU/IPD	IPD 47.4K

※ IPD active only during VSB Power-up reset

ASUSTek COMPUTER INC.

Title : SIO PIN STRAP

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 57 of 90



ASUSTek COMPUTER INC.	Title : HW MONITOR	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 58 of 90	

SYS_FAN HD (PWM MODE ONLY)



FAN DRIVER for SUPPORT DC/PWM MODE



NCT3949S MODE setting	
NC (Floating)	Auto-detection Mode
Pull-up 3.3V	PWM Mode
Pull-down GND	DC Mode
IPU/IPD	Internal pull-up to 1.65V (typ.)

ASUSTek COMPUTER INC.

Title : FAN HD

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 59 of 90



COM1_V1	RI & Voltage SEL
1-2	12V
3-4	5V
5-6	RI (Default)







TABLE 1: Mode Select Configuration

Pin 2 Mode_1	Pin 23 Mode_2	Pin 24 SD	Mode	Status
0	1	X	Pure RS-232	3T/ 5R RS-232.
1	0	X	RS-485 DE#/RE Half Duplex	1T/1R RS-485
1	1	X	RS-485 DE/RE# Half Duplex	1T/1R RS-485
0	0	X	Pure RS-422 Full Duplex	1T/1R RS422 mode
X	X	1	Shutdown Mode	



ASUSTeK COMPUTER INC.

Title : COM1 RS232/422/485

Engineer: Shawn Yu

Size	Project Name	Rev
A2	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 60 of 90



Pin	SIG.	Signal Name	DTE (PC)
1	DCD	Data Carrier Detect	in
2	RXD	Receive Data	in
3	TXD	Transmit Data	out
4	DTR	Data Terminal Ready	out
5	GND	Signal Ground	-
6	DSR	Data Set Ready	in
7	RTS	Request to Send	out
8	CTS	Clear to Send	in
9	RI	Ring Indicator	in

SPI FLASH



SPI TPM2.0

TPM2.0 NPCT65x /NPCT75x Co-lay

06120-00010800 NPCT650ABBYX TPM2.0 F/W:1.3.1.0
06120-00080200 NPCT750AABYX TPM2.0 F/W:7.2.1.0
06120-00080400 NPCT750AABYX TPM2.0 F/W:7.2.2.0

	NPCT650	NPCT750
TPR1	v	x
TPR2	x	v
TPR3	v	x
TPR7	v	x



ASUSTek COMPUTER INC.

Title : SPI FLASH/TPM2.0

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 62 of 90

eSPI DEBUG PORT



PSE DEBUG HEADER



ASUSTek COMPUTER INC.	Title : DEBUG PORT	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 63 of 90	

FRONT PANEL HD



ATX / AT MODE OPTION



ASUSTeK COMPUTER INC.	Title : FRONT PANEL AT/ATX MODE		
	Engineer: Shawn Yu		
Size: A2	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 64 of 90		

Title :	XXX
ASUSTek COMPUTER INC.	Engineer: Shawn Yu
Size: A3	Project Name: MIX-EHLD1
Rev: R1.01	
Date: Thursday, July 15, 2021	Sheet 65 of 90

RSMRST#



DPWROK



ASUSTek COMPUTER INC.

Title : SEQ RSMRST#/DPWROK

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 66 of 90









ASUSTek COMPUTER INC.	Title : SEQ PWRGD	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 67 of 90	

PLTRST#



ATX PWRGD



ASUSTek COMPUTER INC.

Title : xxx

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 68 of 90

Title :	XXX
ASUSTek COMPUTER INC.	Engineer: Shawn Yu
Size: A3	Project Name: MIX-EHLD1
Rev: R1.01	
Date: Thursday, July 15, 2021	Sheet 69 of 90

Standby PWR LED: +3P3V_SB
Main PWR LED: +3P3V



RES 0402: 0.0625W*0.8 = 0.05W (normal stress)
LED If = (3.3-2.4) / 100 = 9mA
RES Po = (3.3-2.4)^2 / 100 = 0.008W (<0.05W stress)

ASUSTek COMPUTER INC.	Title : STATUS LED	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 70 of 90	

DC PWR INPUT



PWRGD +12V_VIN



ASUSTek COMPUTER INC.	Title : PWR +12V_DCIN	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Friday, July 16, 2021	Sheet 71 of 90	

PWR +5V_SB



PWR +3P3V_SB



ASUSTek COMPUTER INC.

Title : PWR +5V_SB/+3P3V_SB

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Friday, July 16, 2021 Sheet 72 of 90

PWR +1P8V_SB



PWR +1P8V_ADC



ASUSTek COMPUTER INC.	Title : PWR +1P8V_SB/+1P8V_A	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 73 of 90	

PWR +12V



PWR +5V



PWR +3P3V



ASUSTek COMPUTER INC.

Title : PWR +12V/+5V/+3P3V

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 74 of 90

PWR +5V_USB

Imax =6.0A



PWR +1P8V



N/A

ASUSTek COMPUTER INC.	Title : PWR +1P8V/+5V_USB	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 75 of 90	

PWR +VCORE



Title : PWR +VCORE CONTROL		
ASUSTek COMPUTER INC.	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 76 of 90	

PWR +VCORE



ASUSTek COMPUTER INC.	Title : PWR +VCORE	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 77 of 90	

PWR +VCCIN_AUX



Title :	PWR +VCCIN_AUX	
ASUSTek COMPUTER INC.	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 78 of 90	

PWR +1P05V_VCCIO



MODE Selection for Different Rails

MODE	VR Rail	Resistor to GND (1% Accuracy)
M1	VCCIO	0
M2	PRIMCORE	Float or > 230K
M3	EDRAM/V1.0A/EOPIO	100K
M4	Others	150K

Table 3 : Control Bit Logics

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM_CORE	0	X	X	0.75
	1	0	0	0.9
	1	0	1	0.95
	1	1	0	1.0
	1	1	1	1.05
EDRAM/ EOPIO/ V1.0A	0	X	X	0
	1	0	0	0.8 (MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others (Fixed design only, not allowed for changing on-the-fly)	0	0	0	1.59
	0	0	1	1.99
	0	1	0	2.38
	0	1	1	3.3
	1	0	0	1.2
	1	0	1	1.5
	1	1	0	1.8
	1	1	1	2.5



ASUSTek COMPUTER INC.

Title : PWR +1P05V_VCCIO

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 79 of 90

N/A

N/A

ASUSTek COMPUTER INC.	Title : PWR +1P05V_BYP	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 80 of 90	

PWR +1P2V_DDR



Table 1—EN1/EN2 Control

State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF

ASUSTek COMPUTER INC.

Title : PWR +1P2V_DDR +0P6V_

Engineer: Shawn Yu

Size	Project Name	Rev
A3	MIX-EHLD1	R1.01

Date: Thursday, July 15, 2021 Sheet 81 of 90

PWR +2P5V_VPP



N/A

ASUSTek COMPUTER INC.	Title : PWR +2P5V_VPP	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 82 of 90	

PWR +1P05V_ST

+VCCST_CPU

Imax = 0.24A



SEQ SLP_S3#_C10_GATE#



ASUSTek COMPUTER INC.	Title : PWR +VCCST		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 83 of 90		

PWR +1P2V_SFR_OC



PWR +1P8V_AGSH



ASUSTek COMPUTER INC.	Title : PWR +VCCSFR_OC+VC		
	Engineer: Shawn Yu		
Size: A3	Project Name: MIX-EHLD1		Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 84 of 90		

PWR S0 POWER DISCHARGE



PWR S3 POWER DISCHARGE



ASUSTek COMPUTER INC.	Title : PWR DISCHARGE	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 85 of 90	

N/A

ASUSTek COMPUTER INC.	Title : XXX	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 86 of 90	

N/A

ASUSTek COMPUTER INC.	Title : XXX	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 87 of 90	

N/A

ASUSTek COMPUTER INC.	Title : XXX	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 88 of 90	

PCB & SCREW_HOLE & LOGO













Fiducial Mask (光學點)

光學點需要 6 ~ 10 顆,
LayoutRD會依空間大小及版本需求擺放所需的光學點
所以兩種光學點都需畫入線路中,
最後再做刪除.

小顆十字光學點



MODEL_LOGO: MIX-EHLD1

LOGO



ASUSTek COMPUTER INC.	Title : PCB&SCREW HOLE&LO	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Thursday, July 15, 2021	Sheet 89 of 90	

Revision History

R1.00 (First Release)

R1.01 Change List, Date: 2021/07/15

01. Page21: Add HR231, +1P8V_CLKLDO_SOC connected to +1P8V_SB. To fix no clock issue.
02. Page73: PR26→NI, PR27→I, +1P8V_SB enable signal change to SLP_SUS#. To fix +1P8V_SB power sequence issue.
03. Page73: Add PR233, PWRGD_+1P8V_SB pull-high change to PVCC. To fix PWRGD_+1P8V_SB issue.
04. Page76: PR64 from 220ohm change to 0ohm. To fix SVID_ALERT# signal level lead to the system can't boot issue.
05. Page56: Add O2R67, O2R68, O2Q3, RSVD SLP_S3# to control PSON#.
06. Page57: RSVD O2R66 pull-high to +3P3V for Big-Code PLAT HW strap.
07. Page57: AT_ATX_SEL strap default change to ATX mode.
08. Page64: ATX_AT1 jumper default change to ATX mode.
09. Page79: PR154→NI, PR156→I, PC110→I. To fix VCCIO power up delay @ S3 → S0 (EN > 3V3) issue.
10. Page79: RSVD PR234 connected to +3P3V_SB & modify PR159 connection to verify S3 → S0 (EN > 3V3) issue.
11. Page30: f/w update to 2021042201.bin. To fix LVDS S3 resume no display issue.
12. Page30: LVR3 = 0ohm for ES sample, LVR3 = 10K for MP sample.
13. Page30: RSVD LVR57 pull-high to +3P3V_SB to verify RST# timing
14. Page31: eDP/LVDS jumper change to BKL_PWR1=5V(2-3), PNL_PWR1=3.3V(2-3), CTL_SEL1=DC(1-2).
15. Page81: The DDR_VTT_CTRL level shifter solution change to BJT+NMOS to fix VTT power lekage issue.
16. Page17: X1_38P4M1 CL 15PF → 10PF
17. Page30: X3_27M1 CL 20PF → 8.2PF
18. Page45: X4_25M1 CL 10PF → 12PF
19. Page47: X5_25M2 CL 10PF → 12PF
20. Page23: Add HR232 0ohm & HR233 100Kohm, to follow the ww06'21 update and PDG2.0 recommended.
21. Page73: Removed +1P8V_ADC power, following PDG2.0
22. Page21: HR164 change to 0ohm, default = I, following CRB Fab.C
23. Page61: Add RI# to WAKE# isolation for wake on lan issue.
24. Page78: VCCIN_AUX_VID0/1 pull-high PR118, PR119 from 8.2K change to 100K, following PDG2.0.
25. Page34: HDMI level shifter solution change to TDP158 co-lay SN75DP159.
26. Page35: HDMI CLK add HDC24 0.5PF/50V for EMI.
27. Page53: Audio AMP. solution form EUA2012AJIR1 change to EUA2075JIR1
28. Page64: Add SYS_RESET# debounce circuit for reset glitch lead to system hang issue.
29. Page64: AT/ATX circuit follow IPC standard design.
30. Page14: Del LVDS PWM signal
31. Page56: FAN control signal from SYSFAN change to CPUFAN
32. Page56: LVDS_PWM control signal from SOC change to SIO SYSFAN_OUT
33. Page85: +1P8V_AGSH discharge PR211, PQ23 change to NI
34. Page62: SPI disabled Quad I/O, SPU2, SPR7, SPR8, SPR10, SPC4 change to NI.
35. Page62: SPI FLASH use common part WSON-8 package.
36. Page71: Change +12V_VIN PWRGD solution for AC off ring issue.(Optional)
37. Page72: Add RES divider for P_EN_+5V_SB
38. Page66: DPWROK SQU2 VCC change to +12V_VIN for power loss sequence tPCH14
39. Page66: RSMRST# RMU3 VCC change to +12V_VIN for power loss sequence tPCH12, and add DPWROK drop control circuit.
40. Page72: PU6 part change to 06018-02610100
41. Page31: Add LVD1 for LVDS/eDP VDDEN isolation
42. Page12: M/B ID change to 0 0 1 (R1.01)

ASUSTek COMPUTER INC.	Title : REVISION HISTORY	
	Engineer: Shawn Yu	
Size: A3	Project Name: MIX-EHLD1	Rev: R1.01
Date: Friday, July 16, 2021	Sheet 90 of 90	