


PCM-CFS Rev.A0.2

Sub Compact Board



Page	Index
1	Cover Sheet
2	System Settings
3	Power Delivery
4	Power Sequence
5	CPU - DMI,DP,PEG,FDI,CLK,MISC
6	CPU - DDR3 Channel
7	CPU - CFG,RESERVED
8	CPU - Power
9	CPU - Graphic Power
10	CPU - GND
11	DDR3 SODIMM Slot A
12	DDR3 SODIMM Slot B
13	DDR3 VREF Circuitry
14	PCH - RTC,HDA,SPI,LPC,SATA
15	PCH - PCI-E,SMBUS,CLK
16	PCH - DMI,FDI,GPIO,PM
17	PCH - LVDS,DDI
18	PCH - PCI,USB,NVRAM
19	PCH - GPIO,VSS_NCTF,RSVD
20	PCH - Power
21	PCH - GND
22	PCIe X16 Graphics
23	CRT,DVI Display
24	LVDS 1ST
25	LVDS 2ND
26	PCI - IT8892E
27	Super I/O - FINTEK 81866D
28	UART I/O,GPIO
29	SPI BIOS,TPM,CMOS BACKUP
30	KB,MS,LPT,H/W Monitor
31	COM1,COM3,COM4,COM5
32	COM7~COM10
33	RS232/485/422 - COM2,COM6
34	LAN1 - Intel 82579 PHY GBE
35	LAN2 - Reatek 8111E PCIe GBE
36	SATA,CFAST
37	USB3.0 PORT
38	USB2.0 PORT
39	TOUCH PANEL
40	HD Audio - ALC892 & Amp.

Page	Index
41	MINI CARD 1ST, mSATA
42	MINI CARD 2ND
43	Power VR : +V1.5
44	Power VR : VCCIO, +V1.05M
45	Power VR : VSSA
46	Power VR : +V1.8S, +V1.5S
47	Power VR : IMVP7 +VCC_CORE
48	Power VR : IMVP7 +VCC_GFXCORE
49	POWER VR_+V3.3S, +V3.3A
50	Standby Power
51	System Power
52	Power Sequence Logic
53	Power Input,Misc
54	Revision History

Project Number : E120808

Production Line : Sub.ECM.AACM



Title		Rev:
Cover Sheet		A0.2
Size	Document Number	Rev:
Custom	PCM-CFS	A0.2
Date:	Tuesday, September 03, 2019	Sheet: 1 of 54

PCH GPIO Pins :

Group	Name	Power Well	Default	GPIO Function
Group A	GPP A0	Primary Core 3.3V		KBRST
	GPP A1			LPC_AD0
	GPP A2			LPC_AD1
	GPP A3			LPC_AD2
	GPP A4			LPC_AD3
	GPP A5			LPC_FRAME#
	GPP A6			INT_SERIRQ
	GPP A7			PIRQA#
	GPP A8			PM_CLKRUN#
	GPP A9			PCH_CLK_LPC0
	GPP A10			PCI_CLK_EC
	GPP A11			EC_LPC_PME#
	GPP A12			
	GPP A13			SUS_PWR_ACK
	GPP A14			PM_SUS_STAT#
	GPP A15			SUSACK#
	GPP A16			
	GPP A17~A23			
Group B	GPP B0			
	GPP B1			
	GPP B2			GP_VRLALERTB
	GPP B3			
	GPP B4			
	GPP B5			CLK_PCIE_LAN1_REQ#
	GPP B6~10			
	GPP B11			MPHY_EXT_PWR_GATEB
	GPP B12			SLP_S0#
	GPP B13			PLT_RST#
	GPP B14			HDA_SPKR
Group C	GPP B15~22			
	GPP B23			SML1_ALERT#
	GPP C0			SMB_CLK
	GPP C1			SMB_DATA
	GPP C2			SMB_ALERT#
	GPP C3			SML0_CLK
	GPP C4			SML0_DATA
	GPP C5			SML0_ALERT#
	GPP C6			
	GPP C7			
	GPP C8~23			

Group	Name	Power Well	Default	GPIO Function
Group D	GPP D0~8	Deep Sleep Power 3.3V		
	GPP D9			SLEEP#
	GPP D10			LID#
	GPP D11			PCIE_CPPE0#
	GPP D12			PCIE_CPPE1#
	GPP D13			W_DISABLE1#
	GPP D14			CONFIG2_B
	GPP D15~D23			
	GPP E0~3			
	GPP E4			SCI#
	GPP E5			SMI#
Group E	GPP E6~7			
	GPP E8			SATA_LED#
	GPP E9			USB_OCF_0_1
	GPP E10			USB_OCF_2_3
	GPP E11			USB_OCF_4_5
	GPP E12			USB_OCF_6_7
	GPP F0~14			
	GPP F15			
Group F	GPP F16			
	GPP F17			
	GPP F18			
	GPP F19			EDP_VDD_EN
	GPP F20			EDP_BKLT_EN
	GPP F21			EDP_BKLT_CTRL
	GPP F22~23			
	GPP G0~23			
Group G	GPP H0~23	Primary Core 3.3V		CLK_PCIE6_X16.REQ#
Group H	GPP I0			DPB_HPD
	GPP I1			DPC_HPD
	GPP I2			DPD_HPD
	GPP I3			
	GPP I4			EDP_HPD
	GPP I5			DPB_CTRLCLK
	GPP I6			DPB_CTRLDATA
	GPP I7			DPC_CTRLCLK
	GPP I8			DPC_CTRLDATA
	GPP I9			DPD_CTRLCLK
	GPP I10			DPD_CTRLDATA

PM_LAN1PHY_ENABLE
DRAMRST_CNTRL_PCH

F81966D GPIO Pins :

Name	Tolerance	Power Well	Default	Function
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#
GPIO01	5V	I_VSB3V	Native	ERP_CTRL1#
GPIO02	5V	I_VSB3V	Native	PM_SUS_WARN#
GPIO03	5V	I_VSB3V	Native	PM_SUS_ACK#
GPIO04	5V	I_VSB3V	Native	PM_SLP_SUS#
GPIO05	5V	I_VSB3V	Native	TX5#
GPIO06	5V	I_VSB3V	Native	RX5#
GPIO07	5V	I_VSB3V	Native	RTS5#
GPIO10	5V	I_VSB3V	Native	AUDIO_MUTE#
GPIO11	5V	I_VSB3V	Native	EN_USB
GPIO12	5V	I_VSB3V	Native	LAN2_DISABLE#
GPIO13	5V	I_VSB3V	Native	W_DISABLE0#
GPIO14	5V	I_VSB3V	Native	ATX_AT_TRAP
GPIO15	5V	I_VSB3V	Native	WDT_RST#
GPIO16	5V	I_VSB3V	Native	SML1_DATA
GPIO17	5V	I_VSB3V	Native	SIO_PECI
GPIO20	5V	I_VSB3V	Native	SML1_CLK
GPIO21	5V	I_VSB3V	Native	SIO_ATXPG
GPIO22	5V	I_VSB3V	Native	EXT_PWRBTN#
GPIO23	5V	I_VSB3V	Native	PM_PWRBTN#
GPIO24	5V	I_VSB3V	Native	PM_SLP_S3#
GPIO25	5V	I_VSB3V	Native	PSON#
GPIO26	5V	VBAT	Native	PWOK
GPIO27	5V	VBAT	Native	SIO_RSMRST#
GPIO30	5V	3VCC	Native	DCD3#
GPIO31	5V	3VCC	Native	RI9#
GPIO32	5V	3VCC	Native	CTS3#
GPIO33	5V	3VCC	Native	DTR3#
GPIO34	5V	3VCC	Native	RTS3#
GPIO35	5V	3VCC	Native	DSR3#
GPIO36	5V	3VCC	Native	TX3#
GPIO37	5V	3VCC	Native	RX3#
GPIO40	5V	3VCC	Native	DCD4#
GPIO41	5V	3VCC	Native	RI4#
GPIO42	5V	3VCC	Native	CTS4#
GPIO43	5V	3VCC	Native	DTR4#
GPIO44	5V	3VCC	Native	RTS4#
GPIO45	5V	3VCC	Native	DSR4#
GPIO46	5V	3VCC	Native	TX4#
GPIO47	5V	3VCC	Native	RX4#
GPIO50	5V	3VCC	Native	RTS6#
GPIO51	5V	3VCC	Native	RX6#
GPIO52	5V	3VCC	Native	TX6#
GPIO53	5V	3VCC	Native	DCD6#
GPIO54	5V	3VCC	Native	RI6#
GPIO55	5V	3VCC	Native	CTS6#
GPIO56	5V	3VCC	Native	DTR6#
GPIO57	5V	3VCC	Native	DSR6#
GPIO60	5V	3VCC	Native	DCD5#
GPIO61	5V	3VCC	Native	RI5#
GPIO62	5V	3VCC	Native	CTS5#
GPIO63	5V	3VCC	Native	DTR5#
GPIO64	5V	3VCC	Native	DSR5#
GPIO65	5V	I_VSB3V	Native	LPC_PME#
GPIO66	5V	VBAT	Native	DPWROK
GPIO67	5V	I_VSB3V	Native	PM_SLP_S5#
GPIO70	5V	3VCC	Native	PE
GPIO71	5V	3VCC	Native	BUSY
GPIO72	5V	3VCC	Native	ACK#
GPIO73	5V	3VCC	Native	SLIN#
GPIO74	5V	3VCC	Native	PINIT#
GPIO75	5V	3VCC	Native	ERR#
GPIO76	5V	3VCC	Native	AFD#
GPIO77	5V	3VCC	Native	STB#
GPIO80	5V	3VCC	Native	PD0
GPIO81	5V	3VCC	Native	PD1
GPIO82	5V	3VCC	Native	PD2
GPIO83	5V	3VCC	Native	PD3
GPIO84	5V	3VCC	Native	PD4
GPIO85	5V	3VCC	Native	PD5
GPIO86	5V	3VCC	Native	PD6
GPIO87	5V	3VCC	Native	PD7


F75111RG GPIO Pins :

Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VS83V	Native	CH7517_RST#
GPIO11	5V	VS83V	Native	LVDS_PD#
GPIO12	5V	VS83V	Native	LVDS_EN
GPIO13	5V	VS83V	Native	
GPIO14	5V	VS83V	Native	LVDS2_PD#
GPIO15	5V	VS83V	Native	LVDS2_EN
GPIO16	5V	VS83V	Native	LVDS_RBI0
GPIO17	5V	VS83V	Native	LVDS_RBI1
GPIO20	5V	VS83V	Native	SEL_COM2_MD0
GPIO21	5V	VS83V	Native	SEL_COM2_MD1
GPIO22	5V	VS83V	Native	COM2_SLEW
GPIO23	5V	VS83V	Native	SEL_COM6_MD0
GPIO24	5V	VS83V	Native	SEL_COM6_MD1
GPIO25	5V	VS83V	Native	COM6_SLEW
GPIO26	5V	VS83V	Native	81438_SD
GPIO27	5V	VS83V	Native	ADM213_EN
GPIO30	5V	VS83V	GPIO	BoardID_BIT0
GPIO31	5V	VS83V	GPIO	BoardID_BIT1
GPIO32	5V	VS83V	GPIO	BoardID_BIT2
GPIO33	5V	VS83V	GPIO	LVDS_RBI2

SMBus/I2C Addresses :

Device	Address
SODIMMA	A0h
SODIMMB	A4h
Lewisville	C8h
LCD Backlight Controller 1	5Ch
LCD Backlight Controller 2	2Eh
CMOS Backup EEPROM	AEh
GPIO_IC	6Eh


PCB Footprints




PCB STACK :

Impedence 55ohm +/-15%.

- Layer 1 : Component
- Layer 2 : GND
- Layer 3 : Signal
- Layer 4 : Signal
- Layer 5 : POWER
- Layer 6 : Signal
- Layer 7 : GND
- Layer 8 : Solder






CRT

DVI

LVDS2


LVDS1



Title			PROCESSOR 3-DDI/EDP	
Size	Document Number	Rev:		
Custom	PCM-CFS	A0.2		
Date:	Tuesday, September 03, 2013	Sheet:	of	54




Title PROCESSOR(5/7)		
Size Custom	Document Number PCM-CFS	Rev: A0.2
Date: <i>Tuesday, September 03, 2019</i>	Sheet:	09 54




Title PROCESSOR(7/7)		
Size Custom	Document Number PCM-CFS	Rev: A0.2
Date: Tuesday, September 03, 2019	Sheet:	of 11 54



SODIMM#0



Title		
DDR4_SODIMMA		
Size	Document Number	Rev:
Custom	ASDM-L-CFS	A0.2
Date:	Tuesday, September 03, 2019	Sheet: of 12 54

SODIMM#1





LAN2

M.2 B

Mini-Card

LAN1

USB3.0

USB2.0

Mini-Card
M.2 B Key
Touch

+V3P3A

Note: SDXC signals are multiplexed with GPIOs and default to GPIO functionality (as input).
If SDXC interface is not used, the signals can be used as GPIOs instead.
If the GPIO functionality is also not used, the signals can be left as no-connect.


2 OF 13
14-C_I_I-COFFEELAKEPCHH-BGA874

U39M






14-C_I_I-COFFEELAKEPCHH-BGA874





Title PCH(3/8)		
Size Custom	Document Number ASDM-L-CFS	Rev: A0.2
Date: Tuesday, September 03, 2019	Sheet:	of 6 54



	HPD	DDC	DDI(CPU)
Port1	DDPB_HPD	DDCB	DDI1
Port2	DDPC_HPD	DDCC	DDI2
Port3	DDPD_HPD	DDCD	DDI3



CFL PCH H Flexible I/O






SMBus



Diagram illustrating the SMBus pinout for the ADXL345. The pins are labeled as follows:

- Top Row:**
 - Pin 6: EMIO/GT2R, SMB_CLK_A
 - Pin 1: +VSS, n
 - Pin 4: VSS, n
- Bottom Row:**
 - Pin 3: EMIO/GT2R, SMB_DATA_A
 - Pin 4: n














The diagram shows the connection of SMB_CLK and SMB_DATA lines. SMB_CLK is connected to pin 6 and pin 1. SMB_DATA is connected to pin 3 and pin 4. The diagram also shows a 10k pull-up resistor on the SMB_CLK line and a 10k pull-down resistor on the SMB_DATA line. The pin numbers 12, 13, 25, 26, 34 are listed next to the SMB_CLK and SMB_DATA labels.




CMOS Control Selection(RTC_RST#)		
1-2	Save CMOS	Default
2-3	Clear CMOS	




Implementation of DCI Debug tool






U39J
14-C_I_I-COFFEELAKEPCHH-BGA874



10 OF 13


U39I



9 OF 13

14-C_I_I-COFFEELAKEPCHH-BGA874

U39L





12 OF 13

14-C_I_I-COFFEELAKEPCHH-BGA874




Title PCM(8/8)		
Size Custom	Document Number PCM-CFS	Rev: A0.2
Date: Tuesday, September 03, 2019	Sheet:	o21 54



CRT

DDI Interface
Differential Pair: 85ohm



<Variant Name>













Title	CRT CH7517
-------	-------------------


Size	Document Number
Custom	PCM-CF3

Date: Tuesday, September 03, 2019 Sheet:

o23 54


DVI






Remove






0.75A




$$V_{out} = 1.25 \times (1 + R2 / R1)$$




SATA 3.0




		Title	
		Mini-Card/SATA	
Size	Document Number	Rev: A0.2	
Custom	PCM-CFS		
Date: Tuesday, September 03, 2019	Sheet:	o28 54	

M.2 Key B



M.2 Key M










M2
(TF)Screw.M3.0*0.5*4.00mm.IMS.Black.Nylok

MH2
(TF)BOSS.M3*2.45mm.Sn.EMISTOP.F55M30-250740P1D4M


<Variant Name>




Title M.2 M Key		
Size Custom	Document Number PCM-CFS	Rev: A0.2
Date: Tuesday, September 03, 2019		Sheet: 54



Hans



ATX/AT Control Select



Auto-Power	Button	Selection
1-2	Disable - ATX	
2-3	Enable - AT	Default

Power On Strapping Options pin



JP4, PIN 126	I2C_ADDR
HIGH	The I2C slave address is 0X5C (Default)
LOW	The I2C slave address is 0X5A

JP3, PIN 124	Config4E_2E
HIGH	Configuration Register I/O port is 4E/4F
LOW	Configuration Register I/O port is 2E/2F (Default)


JP2, PIN 123	FAN40_100
HIGH	Power on fan speed default duty is 40% (Default)
LOW	Power on fan speed default duty is 100%

JP1, PIN 4	OVP_Mode
HIGH	(ALARM mode) Disable OVP function
LOW	(FORCE mode) Enable OVP function




Title Super I/O - FINTEK F81966		
Size	Document Number Custom PCM-CFS	Rev. A0.2
Date:	Tuesday, September 03, 2014	Sheet: 083 54


SPI BIOS



TPM




LPC Connector




Title SPI BIOS,LPC,TPM		
Size Custom	Document Number PCM-CFS	Rev: A0.2
Date: Tuesday, September 03, 2019		
Sheet: 85		


PS/2 Keyboard/Mouse




Voltage Monitor




DIO




CPU FAN




System FAN




COM1




COM3



COM4




COM5




Title COM1,COM3,COM4,COM5		
Size Custom	Document Number PCM-CFS	Rev: A0.2
Date: Tuesday, September 03, 2015		
Sheet:		87 54


COM7




COM8






COM9



COM10



COM2








Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE

Maximum Slew rate control		
SLEW	RS-232	RS-485/RS-422
0	1Mbps	10Mbps
1	250Kbps	250Kbps















Pin Mapping			
	RS-232	RS-485	RS-422
R1_IN	DSR		
T1_OUT	RTS		
T2_OUT	TX		RS422_RX+ (A)
T3_OUT	DTR		RS422_RX- (B)
R2_IN	CTS		
R3_IN	RI		
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)






COM6









Pin Mapping			
	RS-232	RS-485	RS-422
R1_IN	DSR		
T1_OUT	RTS		
T2_OUT	TX		RS422_RX+ (A)
T3_OUT	DTR		RS422_RX- (B)
R2_IN	CTS		
R3_IN	RI		
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)

USB3.0










JP9(1-2)1
200-72-PBGB03


4,5,8 Wire Selection		
1-2	4,8 wire	Default
2-3	5 wire	

JP1
3*1P 220-96-03GB01




CN	Touch Screen Lines		
	8-Wire	4-Wire	5-Wire
PIN9	Right Sense	N/A	N/A
PIN8	Left Sense	N/A	N/A
PIN7	Bottom Sense	N/A	N/A
PIN6	TOP Sense	N/A	Sense(S)
PIN5	Right Excite	Right	LR(X)
PIN4	Left Excite	Left	LL(L)
PIN3	Bottom Excite	Bottom	UR(H)
PIN2	Top Excite	Top	UL(Y)
PIN1	GND	GND	GND


<Core Design>

		Title TOUCH PANEL	
		Size Custom	Rev: A0.2
Date: Tuesday, September 03, 2019		Sheet: 03 of 54	


+V3P3A




+V1P05A




+VCCIO




+VCCSA



+VDDQ/+VTT



+VPP_MEM








Vout	1V	1.05V	1.15V	1.2V	1.24V	1.35V	1.5V	1.8V	2.5V
R1	11K	16K	13.3K	15.4K	15K	13.7K	27K	25.5K	64.9K
R2	40.2K	51K	30.1K	30K	27K	19.6K	30K	20K	30K

S-Line 62 35W CPU power spec
Vcore ICCMAX=138A , TDC=100A , Loadline=2.1m ohm
VCCGT ICCMAX=45A , TDC=30A , Loadline=3.1m ohm



0 ~ 1.52V , ICCMAX = 138A






<Variant Name>




Title ON-SEMI VCC_CORE		
Size Custom	Document Number PCM-CFS	Rev: A0.2
Date: Tuesday, September 03, 2019		Sheet: 048 54


0 ~ 1.52V , ICCMAX = 45A




+VCCST_PLL (To CPU)



+V3P3A_LAN




+V1P8A



$V_{out} = 0.8 \times (1 + R1 / R2)$

Vout	1V	1.05V	1.15V	1.2V	1.24V	1.35V	1.5V	1.8V	2.5V
R1	11K	16K	33.3K	15.4K	15K	13.7K	27K	25.5K	64.9K
R2	40.2K	51K	30.1K	30K	27K	19.6K	30K	20K	30K






<Variant Name>




Title Power Standby switch		
Size Custom	Document Number ASDM-L-CFS	Rev: A0.2
Date: Tuesday, September 03, 2019		Sheet: 51 54


RSMRST#




ALL_SYS_PWRGD



SYS_PWROK




PCH_PWROK




Title		
Boot Sequence		
Size	Document Number	Rev:
Custom	PCM-CFS	A0.2
Date: Tuesday, September 03, 2019		Sheet: 52


Power Input




Front Panel




Wake On Modem




Reset Circuit





Discharge Circuit




Heat Sink




Mounting Holes




LED



Speaker



Decoupling for power



HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2019/01/10	A0.1	First Release		Lena	Edwin
2	2019/09/03	A0.2	1. Add 47uF(11EA647010) parallel to C55 for Transient adjust by power team 2.Change R171 from 287kohm to 232kohm(105A523239) for OCP adjust. by power team 3.Vcore power 4 phase by power team 4.BIOS SKT Remove 5.SIO pin73 +V5A_ERP change to +V5A_SB_IN 6. FAN +VCC_FAN_SYS and +VCC_FAN_CPU change to 12V 7. m.2 colay SATA PCIE 8. +VCCPRIM_1P05 resistor remove 9.PCI function remove PCIE Connector move to left side 10.memory support ECC 11.two Dimm Too close.the CPU and two dimm modify location by ME 12. m.2 B key colay 3042	1-53	Hans	Edwin