


PICO-APL4 Rev.A0.1_0_0


Apollo Lake SoC Platform Cross Compatibility



Page	Index			
1	Cover Sheet			
2	System Settings			
3	Power Tree			
4	Power Sequence			
5	SOC_DDR			
6	SOC_DISPLAY			
7	SOC_SATA_PCIE_USB			
8	SOC_LPC_SPI_EMMC_SD			
9	SOC_SMBUS_GPIO			
10	SOC_CLK_PCU_RTC			
11	SOC_POWER I			
12	SOC_POWER II			
13	SOC_GND			
14	DDR3L			
15	F57111/ Auto PWR BTN			
16	MINI DP			
17	eDP			
18	LAN1_RealTeK 8111G			
19	LAN2_RealTek 8111G			
20	SIO F81801			
21	M.2*2			
22	USB 3.0/2.0 PORT			
23	SATA & MISC			
24	MIPI-CSI			
25	ЕММС			
26	FAN/Debug/COMS/BIOS			
27	N/A			
28	Front Panel/Power In			
29	BIO/COM Port			
30	PMIC_TPS650941_I			
31	PMIC_TPS650941_II			
32	Power VR : +5VA			
33	POWER SEQUENCE LOGIC			
34	Power VR : +V3.3A			
35	Revision History			

Project Number : E16XXXX

Production Line: Sub.EPI.AA2M



SOC GPIO Pins:

Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PD/I	BOARDID BIT0
GPIO 1	1.8V	20K PD/I	BOARDID BIT1
GPIO 2	1.8V	20K PD/I	_
GPIO 3	1.8V	20K PD/I	
GPIO 4	1.8V	20K PD/I	LVDS RBIT0
GPIO 5	1.8V	20K PD/I	LVDS_RBIT1
GPIO 6	1.8V	20K PD/I	LVDS_RBIT2
GPIO 7	1.8V	20K PD/I	LVDS_RBIT3
GPIO 8	1.8V	20K PD/I	
GPIO 9	1.8V	20K PD/I	
GPIO 10	1.8V	20K PD/I	
GPIO 11	1.8V	20K PD/I	
GPIO 12	1.8V	20K PD/I	
GPIO 13	1.8V	20K PD/I	GPIO PME#
GPIO 14	1.8V	20K PD/I	WAKE R#
GPIO 15	1.8V	20K PD/I	EN USB
GPIO 16	1.8V	20K PD/I	LAN1 DISABLE#
GPIO 17	1.8V	20K PD/I	W DISABLE0#
GPIO 18	1.8V	20K PD/I	W DISABLE1#
GPIO 19	1.8V	20K PD/I	
GPIO 20	1.8V	20K PD/I	
GPIO 21	1.8V	20K PD/I	
GPIO 22	1.8V	20K PD/I	SATA GP[0]
GPIO 23	1.8V	20K PD/I	SATA GP[1]
GPIO 24	1.8V	20K PD/I	SATA DEVSLP[0]
GPIO_25	1.8V	20K PD/I	SATA DEVSLP[1]
GPIO 26	1.8V	20K PD/I/OP	SATA LED N
GPIO 27	1.8V	20K PD/I	
GPIO 28	1.8V	20K PD/I	
GPIO 29	1.8V	20K PD/I	
GPIO_30	1.8V	20K PD/I	
GPIO 31	1.8V	20K PD/I	
GPIO 32	1.8V	20K PD/I	
GPIO_33	1.8V	20K PD/I	PMIC_IRQ
GPIO 216	1.8V	20K PD/IO	
GPIO_217	1.8V	20K PD/IO	
GPIO_218	1.8V	20K PD/IO	
GPIO 219	1.8V	20K PD/IO/OP	

The Mapping Table For Sup	er I/O F81801U GPIOs :

THE IN	apping	Table For v	super no re	710010 01 103 .
Name	PIN No.	Power	Type	Description & setting
GPIO[6]	42	+3.3V_ALW	I/OOD12t	
GPIO[12]	35	+3.3V	I/OOD12t	WDTRST#
GPIO[15]	36	+3.3V	I/OOD12,st,lv	None
GPIO[16]	37	+3.3V	I/OOD12,st,lv	
GPIO[20]	38	+3.3V	I/OOD12,st,lv	
GPIO[21]	39	+3.3V	I/OOD12t	
GPIO[22]	40	+3.3V	I/OOD12t	
GPIO[23]	41	+3.3V	I/OOD12t	
GPIO[30]	9	+3.3V	I/OOD12t	DCDB#
GPIO[31]	10	+3.3V	I/OOD12t	RIB#
GPIO[32]	11	+3.3V	I/OOD12t	CTSB#
GPIO[33]	13	+3.3V	I/OOD12t	DTRB#
GPIO[34]	14	+3.3V	I/OOD12t	RTSB#
GPIO[35]	15	+3.3V	I/OOD12t	DSRB#
GPIO[36]	16	+3.3V	I/OOD12t	TXB#
GPIO[37]	17	+3.3V	I/OOD12t	RXB#

I/OOD12st,Iv: Low level bi-directional pin with schmitt trigger, can select to OD or OUT by register, with 12 mA source-sink capability.

I/OOD12t : TTL level bi-directional pin, can select to OD or OUT by register, with 12 mA source-sink capability

F75111RG GPIO Pins:

Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VSB3V	Native	BOARDID BITO
GPIO11	5V	VSB3V	Native	ADM213_EN
GPIO12	5V	VSB3V	Native	81438 SD
GPIO13	5V	VSB3V	Native	
GPIO14	5V	VSB3V	Native	BOARDID BIT1
GPIO15	5V	VSB3V	Native	
GPIO16	5V	VSB3V	Native	
GPIO17	5V	VSB3V	Native	
GPIO20	5V	VSB3V	Native	SEL COM2 MI
GPIO21	5V	VSB3V	Native	SEL COM2 MI
GPIO22	5V	VSB3V	Native	COM2 SLEW
GPIO23	5V	VSB3V	Native	BIO-GPIO
GPIO24	5V	VSB3V	Native	DIO P0
GPIO25	5V	VSB3V	Native	DIO P1
GPIO26	5V	VSB3V	Native	DIO P2
GPIO27	5V	VSB3V	Native	DIO P3
GPIO30	5V	VSB3V	GPIO	LVDS EN
GPIO31	5V	VSB3V	GPIO	_
GPIO32	5V	VSB3V	GPIO	
GPIO33	5V	VSB3V	GPIO	LVDS PD#

PCB Footprints






SMBus/I2C Addresses:

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
GPIO IC	6Eh
PTN3460 Slave	C0h

PCB STACK: Impedence 50ohm +/-15%. Layer 1: Component Layer 2: GND Layer 3: Signal Layer 4: GND Layer 5: Signal Layer 6: VCC Layer 7: Signal Layer 4: Signal Layer 9: GND Layer 10: Solder


MEAN	Title Syst	tem Settings			
HILVIA	Size B	Document Number PICOAPL1A01		Rev: A0.1	
an /iSUS assoc. co.	Sheet:	2 0	f 32		





Power Type	Voltage Range (V)	Voltage Tolerance (AC+DC+Ripple)	Iccmax (A)	
VCC_VCGI	DC Load Line (DCLL) = TBD Ripple at Iccmax = +/-15mV TOB_Iccmax = +/-20mV Maximum overshoot voltage = 100mV Maximum overshoot duration = 50 µs		21	
VNN	0.45-1.3	+/-50mV	4.8	
VCC_V1P05	1.05	+/-5%	2.7	
VCC_V1P24_1P35_A	1.24V or 1.35V	+/- 5%	1.3	
VCC_V1P24_A	1.24	+/-5%	TBD	
VCC_V1P8V_A	1.8	+/-5%	0.4	
VDDQ	1.35	+/-5%	2.8 (excluding	
	1.24	+/-5%	DRAM)	
VCC_3P3V_A	3.3	+/-5%	0.15	
VCC_RTC_3P3V	2-3.47	N/A	TBD	


+V5A -> +V3.3A -> +VNN -> +VCC -> +V1P8A- > +V1P24A -> +V1P8U -> +VDDQ +V1.05S -> +VCC_VCGI

Power Tree			
Size Document Number PICOAPL1A01		Rev: A0.1	
an /5U5 assoc. CO. Date: Friday, May 12, 2017	Sheet:	3 of	32














SOC_DDR


Document Number PICOAPL1A01


A0.1 Sheet: 5 of 32























































M.2 Key E M.2 Key B























+12V Power Input










Mounting Holes / Non-PTH




MEÔN®	Title Aut	o Power Button/Power in		
	Size B	Document Number PICOAPL1A01		Rev: A0.1
an /ISUS assoc. co.	Date: Frida	ay, May 12, 2017	Sheet:	25 of 32










1.35V<EN<12V EN voltage should be lower than 12V




Remove 1.5V



MEAN®	Title Powe	er VR : +V3.3A.+V1.5S		
	Size Custom	Document Number PICOAPL1A01		Rev: A0.1
an / Sus assoc. co.	Date: Friday	y, May 12, 2017	Sheet:	30 of 32

5 4



5 4 3 2 1

HISTORY

ltem	Date	Revision	Page	Modification List	Reason Approve By
1	2016/12/20	A0.1	1-34	First Release.	

Revision History				
HILVIT	Size B	Document Number PICOAPL1A01		Rev: A0.1
an Assoc. CO. Date: Friday, May 12, 2017			Sheet:	32 of 32

Sheet: 32 of 32