


CFG1	HIGH	Dual LVDS Bus
	LOW	Single LVDS Bus
CFG2	HIGH	JEIDA or VESA Format (18 bpp)
	OPEN	JEIDA Format (24 bpp)
CFG3	HIGH	LVDS CLK Frequency 0.5%
	OPEN	LVDS CLK Frequency 1%
CFG4	HIGH	LVDS Output Swing 400mV
	OPEN	LVDS Output Swing 300mV
CFG5	HIGH	LVDS Output Swing 250mV
	LOW	LVDS Output Swing 250mV

Table 3. CFG1 configuration options		
Configuration input setting	Number of LVDS links	
LOW	single LVDS bus	
HIGH	dual LVDS bus	

Table 4. CFG2 configuration options		
3-level configuration input setting	Data format	Number of bits per pixel (bpp)
LOW	VESA	24 bpp
open	JEIDA	24 bpp
HIGH	JEIDA or VESA	18 bpp



an AEUSS ASSOC. CO.

Title
DP TO LVDS

Size B	Document Number COM-CFHB6	Rev: A1.1_0_1
Date: Tuesday, November 09, 2021	Sheet: 26 of 40	