

NCT6791D Nuvoton LPC I/O

(For ASUS Only)

Date: June 5th, 2012 Revision 0.1



Table of Contents -

1.	GE	NERAL DESCRIPTION	1
2.	FE	ATURES	2
3.		OCK DIAGRAM	
		VLAYOUT	
1.			
5.	PIN	DESCRIPTION	7
4	5.1	LPC Interface	8
4	5.2	MULTI-MODE PARALLEL PORT	8
4	5.3	SERIAL PORT INTERFACE	.10
4	5.4	KBC Interface	
4	5.5	CIR Interface	
4	5.6	HARDWARE MONITOR INTERFACE	
	5.7	INTEL® PECI INTERFACE	
	5.8	ADVANCED CONFIGURATION & POWER INTERFACE	
	5.9	ADVANCED SLEEP STATE CONTROL CONTROL	
_	5.10	PORT 80 MESSAGE DISPLAY & LED CONTROL	
	5.11	SMBus Interface	
	5.12	POWER PINS	
	5.13	AMD Power-On Sequence	
	5.14	AMD SB-TSI INTERFACE	
	5.15	DUAL VOLTAGE CONTROL	
	5.16	DSW	
	5.17	IR	
	5.18	GENERAL PURPOSE I/O PORT	
	5.18	· · · · · · · · · · · · · · · · · ·	
	5.18		
	5.18	J	
	5.18	· · · · · · · · · · · · · · · · · ·	
	5.18	J	
	5.18	· · · · · · · · · · · · · · · · · ·	
	5.18 5.18	J	
	5.18	· · · · , · · · · · · · · · · · · · · · · · · ·	
4	5.16 5.19	STRAPPING PINS	
_	5.20	INTERNAL PULL-UP, PULL-DOWN PINS	
	5.20	STRAPPING MULTI FUNCTION PIN CONTROL	
6.	TO	P MARKING SPECIFICATIONS	.29
7.	OR	DERING INFORMATION	.30
3.	PA	CKAGE SPECIFICATION	.31
)	RE.	VISION HISTORY	32



1. GENERAL DESCRIPTION

The NCT6791D is a member of Nuvoton's Super I/O product line. The NCT6791D monitors several critical parameters in PC hardware, including power supply voltages, fan speeds, and temperatures. In terms of temperature monitoring, the NCT6791D adopts the Current Mode (dual current source) and thermistor sensor approach. The NCT6791D also supports the Smart Fan control system, including "SMART FANTM I and SMART FANTM IV, which makes the system more stable and user-friendly.

The NCT6791D provides two high-speed serial communication port (UART), which includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem-control capability, and a processor interrupt system. The UART supports legacy speeds up to 115.2K bps as well as even higher baud rates of 230K, 460K, or 921K bps to support higher speed modems.

The NCT6791D supports the PC-compatible printer port (SPP), the bi-directional printer port (BPP), the enhanced parallel port (EPP) and the extended capabilities port (ECP). The NCT6791D supports keyboard and mouse interface which is 8042-based keyboard controller.

The NCT6791D provides flexible I/O control functions through a set of general purpose I/O (GPIO) ports. These GPIO ports may serve as simple I/O ports or may be individually configured to provide alternative functions.

The NCT6791D supports the Intel[®] PECI (Platform Environment Control Interface) and AMD[®] SB-TSI interface. The NCT6791D supports AMD[®] CPU power on sequence, and it also supports Intel[®] Deep Sleep Well glue logic to help customers to reduce the external circuits needed while using Deep Sleep Well function.

The NCT6791D supports to decode port 80 diagnostic messages on the LPC bus. This could help on system power on debugging. It also supports two-color LED control to indicate system power states. The NCT6791D supports Consumer IR function for remote control purpose. It also supports Advanced Power Saving function to further reduce the power consumption while the system is at S5 state.

The configuration registers inside the NCT6791D support mode selection, function enable and disable, and power-down selection. Furthermore, the configurable PnP features are compatible with the plug-and-play feature in Windows, making the allocation of the system resources more efficient than ever.



2. FEATURES

General

Meet LPC Specification 1.1

Support AMD power on sequence

Support LDRQ# (LPC DMA), SERIRQ (Serialized IRQ)

Integrated hardware monitor functions

Support DPM (Device Power Management), ACPI (Advanced Configuration and Power Interface)

Programmable configuration settings

Single 24-MHz or 48-MHz clock input

Support selective pins of 5 V tolerance

UART

Two high-speed, 16550-compatible UART with 16-byte send / receive FIFO Support RS485

--- Supports auto flow control

Fully programmable serial-interface characteristics:

- --- 5, 6, 7 or 8-bit characters
- --- Even, odd or no parity bit generation / detection
- --- 1, 1.5 or 2 stop-bit generation

Internal diagnostic capabilities:

- --- Loop-back controls for communications link fault isolation
- --- Break, parity, overrun, framing error simulation

Programmable baud rate generator allows division of clock source by any value from 1 to (2¹⁶-1)

Maximum baud rate for clock source 14.769 MHz is up to 921K bps. The baud rate at 24 MHz is 1.5 M bps.

Parallel Port

Compatible with IBM® parallel port

Support PS/2-compatible bi-directional parallel port

Support Enhanced Parallel Port (EPP) - Compatible with IEEE 1284 specification

Support Extended Capabilities Port (ECP) - Compatible with IEEE 1284 specification

Enhanced printer port back-drive current protection

Keyboard Controller

8042-based keyboard controller

Asynchronous access to two data registers and one status register

Software-compatible with 8042

Support PS/2 mouse

Support Port 92

Support both interrupt and polling modes

Fast Gate A20 and Hardware Keyboard Reset

12MHz operating frequency

Version: 0.1



Hardware Monitor Functions

Smart Fan control system

Programmable threshold temperature to speed fan fully while current temperature exceeds this threshold in the Thermal Cruise[™] mode

Support Current Mode (dual current source) temperature sensing method

Fourteen voltage inputs (CPUVCORE, VCOREREFIN, VIN0~7, 3VCC, AVCC, 3VSB and VBAT)

Five fan-speed monitoring inputs

Five fan-speed controls

Dual mode for fan control (PWM and DC) for SYSFANOUT

Built-in case-open and CPU socket occupied detection circuit

Programmable hysteresis and setting points for all monitored items

Issue SMI#, OVT# (Over-temperature) to activate system protection

Nuvoton Health Manager support

Provide I²C master / slave interface to read / write registers

CIR and IR (Infrared)

- Support IrDA version 1.0 SIR protocol with maximum baud rate up to 115.2K bps
- Support SHARP ASK-IR protocol with maximum baud rate up to 57,600 bps
- Support Consumer IR, including CIRTX, CIRRX, CIRRXWB

General Purpose I/O Ports

GPIO0 ~ GPIO8 programmable general purpose I/O ports

Two access channels, indirect (via 2E/2F or 4E/4F) and direct (Base Address) access.

ACPI Configuration

Support Glue Logic functions

Support general purpose Watch Dog Timer functions

OnNow Functions

Keyboard Wake-Up by programmable keys

Mouse Wake-Up by programmable buttons

OnNow Wake-Up from all of the ACPI sleeping states (S1-S5)

PECI Interface

Support PECI 1.1, 2.0 and 3.0 specification

Support 2 CPU addresses and 2 domains per CPU address

AMD SB-TSI Interface

Support AMD® SB-TSI specification

For ASUS Only June 5, 2012 -3-Version: 0.1



SMBus Interface

Support SMBus Slave interface to report Hardware Monitor device data Support SMBus Master interface to get thermal data from PCH

Support SMBus Master interface to get thermal data from MXM module

Power Measurement

Support Power Consumption measurement Fading LED driver control for power status and diagnostic indications

Intel Deep Sleep Well (DSW) Glue Logic

Support Deep Sleep Well (DSW) Glue Logic

AMD® CPU Power on Sequence

Support AMD® CPU power on sequence

Advanced Power Saving

Advanced Sleep State Control to save motherboard Stand-by power consumption

Operation voltage

• 3.3 voltage

Package

128-pin LQFP Green



3. BLOCK DIAGRAM




Figure 3-1 NCT6791D Block Diagram



4. PIN LAYOUT




Figure 4-1 NCT6791D Pin Layout



5. PIN DESCRIPTION

Note: Please refer to Error! Reference source not found. Error! Reference source not found. for details.

AOUT - Analog output pin
AIN - Analog input pin

 IN_{tp3} - 3.3V TTL-level input pin

IN_{tsp3} - 3.3V TTL-level, Schmitt-trigger input pin

 IN_{gp5} - 5V GTL-level input pin IN_{to5} - 5V TTL-level input pin

IN_{tcup5} - 5V TTL-level, input buffer with controllable pull-up

 ${
m IN}_{\rm Iscup5}$ - 5V TTL-level, Schmitt-trigger, input buffer with controllable pull-up

 ${\rm IN_{tsp5}}$ - 5V TTL-level, Schmitt-trigger input pin

 $\mathrm{IN}_{\mathrm{Ido5}}$ - 5V TTL-level input pin with internal pull-down resistor

O₈ - output pin with 8-mA source-sink capability OD₈ - open-drain output pin with 8-mA sink capability - output pin with 12-mA source-sink capability O₁₂ OD₁₂ - open-drain output pin with 12-mA sink capability - output pin with 24-mA source-sink capability O_{24} OD_{24} - open-drain output pin with 24-mA sink capability - output pin with 48-mA source-sink capability O_{48} OD_{48} - open-drain output pin with 48-mA sink capability

 I/O_{v3} - Bi-direction pin with source capability of 6 mA and sink capability of 1 mA

 $I/O_{\nu 4}$ - Bi-direction pin with source capability of 6 mA

 $O_{12cu} \qquad \quad \text{- output pin 12-mA source-sink capability with controllable pull-up} \\ OD_{12cu} \qquad \quad \text{- open-drain 12-mA sink capability output pin with controllable pull-up} \\$



5.1 LPC Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
15	IOCLK	I	IN _{tp5}	VCC	System clock input, either 24MHz or 48MHz. The actual frequency must be specified by 24M_48M_SEL strapping.
65	PME#	0	OD ₁₂	VSB	Generated PME event.
17	PCICLK	I	IN _{tp5}	VCC	PCI-clock 33-MHz input.
18	LDRQ#	0	O ₁₂	VCC	Encoded DMA Request signal.
19	SERIRQ	I/O	$\begin{matrix} IN_{tp3} \\ O_{12} \\ OD_{12} \end{matrix}$	VCC	Serialized IRQ input / output.
20-23	LAD[3:0]	I/O	IN _{tp3} OD ₁₂	VCC	These signal lines communicate address, control, and data information over the LPC bus between a host and a peripheral.
25	LFRAME#		IN _{tp3}	VCC	Indicates the start of a new cycle or the termination of a broken cycle.
26	LRESET#	I	IN _{tsp3}	VCC	Reset signal. It can be connected to the PCIRST# signal on the host.

5.2 Multi-Mode Parallel Port

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
38	SLCT	ı	IN _{tsp5}	VSB	PRINTER MODE: An active-high input on this pin indicates that the printer is selected. See the description of the parallel port for the
					definition of this pin in ECP and EPP modes.
					PRINTER MODE:
39	PE	I	IN_{tsp5}	VSB	An active-high input on this pin indicates that the printer has detected the end of the paper. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
		USY I		VSB	PRINTER MODE:
40	BUSY		IN _{tsp5}		An active-high input indicates that the printer is not ready to receive data. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
					PRINTER MODE: ACK#
41	ACK#	ACK# I	I IN _{tsp5}	VSB	An active-low input on this pin indicates that the printer has received data and is ready to accept more data. See the descriptions of the parallel port for the definition of this pin in ECP and EPP modes.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
53	ERR#	I	IN _{tsp5}	VSB	PRINTER MODE: ERR# An active-low input on this pin indicates that the printer has encountered an error condition. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
51	SLIN#	0	O ₁₂	VSB	PRINTER MODE: SLIN# Output line for detection of printer selection. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
52	INIT#	0	O ₁₂	VSB	PRINTER MODE: INIT# Output line for the printer initialization. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
54	AFD#	0	O ₁₂	VSB	PRINTER MODE: AFD# An active-low output from this pin causes the printer to auto feed a line after a line is printed. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
55	STB#	0	O ₁₂	VSB	PRINTER MODE: STB# An active-low output is used to latch the parallel data into the printer. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
50	PD0	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD0 Parallel port data bus bit 0. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
49	PD1	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD1 Parallel port data bus bit 1. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
48	PD2	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD2 Parallel port data bus bit 2. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
47	PD3	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD3 Parallel port data bus bit 3. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
45	PD4	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD4 Parallel port data bus bit 4. See the description of the parallel port for the definition of this pin in ECP and EPP modes.
44	PD5	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD5 Parallel port data bus bit 5. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
43	PD6	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD6 Parallel port data bus bit 6. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.
42	PD7	I/O	IN _{tsp5}	VSB	PRINTER MODE: PD7 Parallel port data bus bit 7. See the description of the parallel port for the definitions of this pin in ECP and EPP modes.

5.3 Serial Port Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
36	RIA#	I	IN _{tp5}	VSB	Ring Indicator. An active-low signal indicates that a ring signal is being received from the modem or the data set.
35	DCDA#	I	IN _{tp5}	VSB	Data Carrier Detection. An active-low signal indicates the modem or data set has detected a data carrier.
34	SOUTA	0	O ₁₂	VSB	UART A Serial Output. This pin is used to transmit serial data out to the communication link.
33	SINA	I	IN _{tp5}	VSB	Serial Input. This pin is used to receive serial data through the communication link.
32	DTRA#	0	O ₁₂	VSB	UART A Data Terminal Ready. An active-low signal informs the modem or data set that the controller is ready to communicate.
31	RTSA#	0	O ₁₂	VSB	UART A Request To Send. An active-low signal informs the modem or data set that the controller is ready to send data.
30	DSRA#	ı	IN _{tp5}	VSB	Data Set Ready. An active-low signal indicates the modem or data set is ready to establish a communication link and transfer data to the UART.
29	CTSA#	ı	IN _{tp5}	VSB	Clear To Send. This is the modem-control input. The function of these pins can be tested by reading bit 4 of the handshake status register.
14	RIB#	ı	IN _{tp5}	VSB	Ring Indicator. An active-low signal indicates that a ring signal is being received from the modem or the data set.
13	DCDB#	I	IN _{tp5}	VSB	Data Carrier Detection. An active-low signal indicates the modem or data set has detected a data carrier.
12	SOUTB	0	O ₁₂	VSB	UART B Serial Output. This pin is used to transmit serial data out to the communication link.
11	SINB	I	IN _{tp5}	VSB	Serial Input. This pin is used to receive serial data through the communication link.
10	DTRB#	0	O ₁₂	VSB	UART B Data Terminal Ready. An active-low signal informs the modem or data set that the controller is ready to communicate.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
9	RTSB#	0	O ₁₂	VSB	UART B Request To Send. An active-low signal informs the modem or data set that the controller is ready to send data.
8	DSRB#	ı	IN _{tp5}	VSB	Data Set Ready. An active-low signal indicates the modem or data set is ready to establish a communication link and transfer data to the UART.
7	CTSB#	I	IN _{tp5}	VSB	Clear To Send. This is the modem-control input. The function of these pins can be tested by reading bit 4 of the handshake status register.

5.4 KBC Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
27	GA20M	0	O ₁₂ OD ₁₂	VCC	Gate A20 output. This pin is high after system reset. (KBC P21)
28	KBRST#	0	O ₁₂ OD ₁₂	VCC	Keyboard reset. This pin is high after system reset. (KBC P20)
58	KCLK	I/O	IN _{tsp5} OD ₁₂	VSB	Keyboard Clock. Pull up is recommended if useless.
59	KDAT	I/O	IN _{tsp5} OD ₁₂	VSB	Keyboard Data. Pull up is recommended if useless.
56	MCLK	I/O	IN _{tsp5} OD ₁₂	VSB	PS2 Mouse Clock. Pull up is recommended if useless.
57	MDAT	I/O	IN _{tsp5} OD ₁₂	VSB	PS2 Mouse Data. Pull up is recommended if useless.

5.5 CIR Interface

PIN	SYMBOL	1/0	BUFFER TYPE	POWER WELL	DESCRIPTION
95	CIRRX	-	IN _{tsp5}	VSB	CIR input for long length
6	CIRTX0	0	O ₁₂	VCC	CIR transmission output
96	CIRTX1	0	O ₁₂	VSB	CIR transmission output
38	CIRRXWB0	I	IN _{tsp5}	VSB	CIR input for wide band.
98	CIRRXWB1	I	IN _{tsp5}	VSB	CIR input for wide band.

5.6 Hardware Monitor Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
102	SKTOCC#	I	IN _{tsp5}	VRTC	CPU socket occupied detection
100	CASEOPEN0#	I	IN _{tsp5}	VRTC	CASE OPEN 0 detection. An active-low input from an external device when the case is open. This signal can be latched if pin VBAT is connected to the battery, even if the system is in G3 state. Pulling up a 2-M Ω resistor to VBAT is recommended if not in use.
72	CASEOPEN1#	ı	IN _{tsp5}	VRTC	CASE OPEN 1 detection. An active-low input from an external device when the case is open. This signal can be latched if pin VBAT is connected to the battery, even if the system is in G3 state. Pulling up a $2\text{-}M\Omega$ resistor to VBAT is recommended if not in use.
103	VCOREREFIN	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
116	VIN7	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
115	VIN6	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
114	VIN5	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
111	VIN4	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
107	VIN3	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
106	VIN2	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
105	VIN1	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
104	VIN0	ı	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
109	CPUVCORE	I	AIN	AVCC	Analog input for voltage measurement (Range: 0 to 2.048 V)
110	VREF	0	AOUT	AVCC	Reference Voltage (around 2.048 V).
116	AUXTIN3	I	AIN	AVCC	The input of temperature sensor 6.
115	AUXTIN2	I	AIN	AVCC	The input of temperature sensor 5. It is used for AUX2 temperature sensing.
114	AUXTIN1	I	AIN	AVCC	The input of temperature sensor 4. It is used for AUX1 temperature sensing.
111	AUXTIN0	I	AIN	AVCC	The input of temperature sensor 3. It is used for AUX0 temperature sensing.
112	CPUTIN	I	AIN	AVCC	The input of temperature sensor 2. It is used for CPU temperature sensing.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
113	SYSTIN	I	AIN	AVCC	The input of temperature sensor 1. It is used for system temperature sensing.
128	OVT#	0	OD ₁₂	VCC	The output of over temperature Shutdown. This pin indicates the temperature is over the temperature limit. (Default after LRESET#)
	SMI#	0	OD ₁₂	VCC	System Management Interrupt channel output.
83	OVT#	0	OD ₁₂	VCC	The output of over temperature Shutdown. This pin indicates the temperature is over the temperature limit. (Default after LRESET#)
	SMI#	0	OD ₁₂	VCC	System Management Interrupt channel output.
3	AUXFANIN0	ı	IN _{tsp5}	VCC	0 to +5 V amplitude fan tachometer input.
4	AUXFANIN1	I	IN _{tsp5}	VCC	0 to +5 V amplitude fan tachometer input.
5	AUXFANIN2	1	IN _{tsp5}	VCC	0 to +5 V amplitude fan tachometer input.
5	AUXFANIN3	I	IN _{tsp5}	VCC	0 to +5 V amplitude fan tachometer input.
121	AUXFANOUT0	0	O ₁₂ OD ₁₂	VCC	PWM duty-cycle signal for fan speed control.
122	AUXFANOUT1	0	O ₁₂ OD ₁₂	VCC	PWM duty-cycle signal for fan speed control.
123	AUXFANOUT2	0	O ₁₂ OD ₁₂	VCC	PWM duty-cycle signal for fan speed control.
90	AUXFANOUT3	0	O ₁₂ OD ₁₂	VCC	PWM duty-cycle signal for fan speed control.
124	CPUFANIN	ı	IN _{tsp5}	VCC	0 to +5 V amplitude fan tachometer input.
125	CPUFANOUT	0	O ₁₂ OD ₁₂	VCC	PWM duty-cycle signal for fan speed control.
126	SYSFANIN	I	IN _{tsp5}	VCC	0 to +5 V amplitude fan tachometer input.
127	SYSFANOUT	0	O ₁₂ OD ₁₂ AOUT	VCC	PWM duty-cycle signal for fan speed control. DC voltage output for fan speed control.
51	BEEP	0	OD ₁₂	VSB	Beep function for hardware monitor.

5.7 Intel® PECI Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
120	PECI	I/O	I/O _{V3}	Vtt	INTEL® CPU PECI interface. Connect to CPU.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
119	Vtt	ı	Power	Vtt	INTEL® CPU Vtt Power.

5.8 Advanced Configuration & Power Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
61	PSIN#	I	IN _{tp5}	VSB	Panel Switch Input. This pin is active-low with an internal pulled-up resistor.
60	PSOUT#	0	OD ₁₂	VSB	Panel Switch Output. This signal is used to wake-up the system from S3/S5 state.
101	RSMRST#	0	OD ₈	VRTC	Resume reset signal output.
73	DPWROK#	0	OD ₈	VRTC	V3A signal output
64	SLP_S3#	I	IN _{tp5}	VSB	SLP_S3# input.
84	SLP_S5#	I	IN _{tp5}	VSB	SLP_S5# input.
80	ATXPGD	I	IN _{tcup5}	VSB	ATX power good signal.
63	PSON#	0	OD ₁₂	VSB	Power supply on-off output.
82	PWROK	0	O ₈ OD ₈	VRTC	3VCC PWROK signal.
81	PWROK	0	O ₈ OD ₈	VRTC	3VCC PWROK signal.
70	PWROK	0	OD ₈	VRTC	3VCC PWROK signal.
89	PWROK	0	OD ₁₂	VSB	3VCC PWROK signal.
88	PWROK#	0	OD ₁₂	VSB	3VCC PWROK# signal.
81	AMD_PWROK	0	OD ₈	VRTC	3VCC AMD PWROK signal.
83	RESETCONI#	I	IN _{tp5}	VSB	Connect to the reset button. This pin has internal debounce circuit whose de-bounce time is at least 16 mS.
37	RESETCONO#	0	OD ₁₂	VSB	RESETCONO# output.
70	3VSBSW	0	OD ₁₂	VRTC	Switch 3VSB power to memory when in S3 state.
71	3VSBSW#	0	OD ₂₄	VSB	Switch 3VSB power to memory when in S3 state.
89	3VSBSW#	0	OD ₁₂	VSB	Switch 3VSB power to memory when in S3 state.
79	RSTOUT0#	0	OD ₂₄	VSB	PCI Reset Buffer 0. (from pin26)
78	RSTOUT1#	0	O ₂₄ OD ₂₄	VSB	PCI Reset Buffer 1. (from pin26) This pin default is push-pull output and could be programmed to open-drain output by register Logic Device A, CRF7 bit6.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
77	RSTOUT2#	0	O ₂₄ OD ₂₄	VSB	PCI Reset Buffer 2. (from pin26) This pin default is push-pull output and could be programmed to open-drain output by register Logic Device A, CRF7 bit7.
91	RSTOUT4#	0	O ₁₂	VSB	PCI Reset Buffer 4. (from pin26) This pin is push-pull output.
93	RSTOUT3#	0	O ₁₂	VSB	PCI Reset Buffer 3. (from pin26) This pin is push-pull output.

5.9 Advanced Sleep State Control Control

PIN	SYMBOL	I/O	BUFF ER TYPE	POWER WELL	DESCRIPTION
62	SLPS5_Lch	0	O ₁₂	VSB	This pin has the same signal output as SLP_S5#, but keeps the output signal high while in deep S3.
70	DEEP_S5_0	0	OD ₁₂	VRTC	This pin is to control system power for entering "more power saving mode".
72	DEEP_S5_1	0	OD ₈	VRTC	This pin is to control system power for entering "more power saving mode".

5.10 Port 80 Message Display & LED Control

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
42	DGH_0#	0	O ₂₄	VSB	Common cathode output of high nibble display on decoded Port 0x80h message. Switching frequency is about 4 KHz.
41	DGL_0#	0	O ₂₄	VSB	Common cathode output of low nibble display on decoded Port 0x80h message. Switching frequency is about 4 KHz.
54	DGH_1#	0	O ₂₄	VSB	Common cathode output of high nibble display on decoded Port 0x80h message. Switching frequency is about 4 KHz.
53	DGL_1#	0	O ₂₄	VSB	Common cathode output of low nibble display on decoded Port 0x80h message. Switching frequency is about 4 KHz.
50 49 48 47 45 44 43	LED_A LED_B LED_C LED_D LED_E LED_F LED_G	0	O ₁₂	VSB	Anode outputs for 7-Segment LED.
39	YLW_LED	0	OD ₁₂	VSB	Yellow LED output control. This pin could indicate the power status.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
40	GRN_LED	0	OD ₁₂	VSB	Green LED output control. This pin could indicate the power status.

5.11 SMBus Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
75	SCL	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus slave clock.
76	SDA	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus slave bi-directional Data.
52	SCL	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus slave clock.
51	SDA	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus slave bi-directional Data.
75	MSCL	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus master clock. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.
76	MSDA	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus master bi-directional Data. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.
52	MSCL	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus master clock. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.
51	MSDA	I/O	IN _{tsp5} OD ₁₂	VSB	SMBus master bi-directional Data. The SMBus master function could be performed through either pin#51, pin#52 or pin#75, pin#76.

5.12 Power Pins

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
46, 85	3VSB	I			+3.3 V stand-by power supply for the digital circuits.
99	VBAT	I			+3 V on-board battery for the digital circuits.
1,24	VCC	I			+3.3 V power supply for driving 3 V on host interface.
108	AVCC	ı			Analog +3.3 V power input. Internally supply power to all analog circuits.
117	CPUD- / AGND	I			Analog ground. The ground reference for all analog input. Internally connected to all analog circuits. This pin should be connected to ground.
16, 94	VSS	I			Ground.
119	VTT	I			INTEL® CPU Vtt power.



5.13 AMD Power-On Sequence

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
109	CPUVCORE	I	AIN	AVCC	Power sequence group B signal
106	VLDT	I	AIN	AVCC	Power sequence group C signal
107	VDIMM	I	AIN	AVCC	Memory power enable
87	VCORE_EN	0	OD ₁₂	VSB	CPU Vcore power enable
86	VLDT_EN	0	OD ₁₂	VSB	Hyper transport I/O power enable
81	AMD_PWROK	0	OD ₁₂	VSB	AMD power on sequence ok signal
63	AMD_PSON#	0	OD ₁₂	VSB	Power supply on/off output to enable ATX

5.14 AMD SB-TSI Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
118	TSIC	0	OD ₁₂	VCC	AMD SB-TSI clock output.
120	TSID	I/O	IN _{tsp3} OD ₁₂	VCC	AMD SB-TSI data input / output.

5.15 Dual Voltage Control

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
74	BKFD_CUT	0	OD ₁₂	VSB	Power distribution control (When switching between main and standby regulators) for system transition into and out of the S3 sleep state.
71	LATCH_BK FD_CUT#	0	O ₂₄	VSB	Power distribution control (When switching between main and standby regulators) for system transition into and out of the S5 sleep state.
70	LATCH_BK FD_CUT	0	O ₁₂	VRTC	Power distribution control (When switching between main and standby regulators) for system transition into and out of the S5 sleep state.

5.16 DSW

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
89	SLP_SUS#	I	IN _{tp5}	VSB	This pin connects to SLP_SUS# in CPT PCH
90	SUS_WARN_5 VDUAL	0	OD ₁₂	VSB	This pin links to external 5VDUAL control circuits
91	SUSACK#	0	OD ₁₂	VSB	This pin connects to SUSACK# in CPT PCH
92	5VDUAL	I	AIN	VSB	Analog input to monitor 5VDUAL voltage
93	SUSWARN#	Ī	IN _{tp5}	VSB	This pin connects to SUSWARN# in CPT PCH

Version: 0.1



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
88	SLP_SUS_FET	0	OD ₁₂	VSB	This pin connects to VSB power switch
97	PCHVSB	I	AIN	VSB	PCHVSB function

5.17 IR

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
11	IRRX0	I	IN _{tp5}	VSB	IR Receiver input.
12	IRTX0	0	O ₁₂	VSB	IR Transmitter output.
95	IRRX1	I	IN _{tsp5}	VSB	IR Receiver input.
96	IRTX1	0	O ₁₂	VSB	IR Transmitter output.

5.18 General Purpose I/O Port

5.18.1 GPIO-0 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
121	GP00	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VCC	General-purpose I/O port 0 bit 0.
122	GP01	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VCC	General-purpose I/O port 0 bit 1.
123	GP02	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VCC	General-purpose I/O port 0 bit 2.
2	GP03	I/O	IN _{tp5} O ₁₂ OD ₁₂	VCC	General-purpose I/O port 0 bit 3.
3	GP04	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VCC	General-purpose I/O port 0 bit 4.
4	GP05	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tsp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VCC	General-purpose I/O port 0 bit 5.
5	GP06	I/O	IN _{tsp5} O ₁₂ OD ₁₂	VCC	General-purpose I/O port 0 bit 6.



PIN	SYMBOL	1/0	BUFFER TYPE	POWER WELL	DESCRIPTION
6	GP07	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VCC	General-purpose I/O port 0 bit 7.

5.18.2 GPIO-1 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
14	GP10	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 1 bit 0.
13	GP11	I/O	$\begin{array}{c} IN_{tp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 1 bit 1.
12	GP12	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 1 bit 2.
11	GP13	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 1 bit 3.
10	GP14	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 1 bit 4.
9	GP15	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 1 bit 5.
8	GP16	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 1 bit 6.
7	GP17	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 1 bit 7.

5.18.3 GPIO-2 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
59	GP20	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 2 bit 0.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
58	GP21	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VSB	General-purpose I/O port 2 bit 1.
57	GP22	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 2 bit 2.
56	GP23	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 2 bit 3.
95	GP24	I/O	IN _{tsp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 2 bit 4.
96	GP25	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 2 bit 5.
118	GP26	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 2 bit 6.
98	GP27	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 2 bit 7.

5.18.4 GPIO-3 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
83	GP30	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 3 bit 0.
76	GP31	I/O	IN _{tsp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 3 bit 1.
75	GP32	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VRTC	General-purpose I/O port 3 bit 2.
71	GP33	I/O	$\begin{array}{c} IN_{tp5} \\ O_{24} \\ OD_{24} \end{array}$	VRTC	General-purpose I/O port 3 bit 3.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
55	GP34	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 3 bit 4.
54	GP35	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VSB	General-purpose I/O port 3 bit 5.
53	GP36	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tsp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 3 bit 6.

5.18.5 GPIO-4 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
62	GP40	I/O	$\begin{array}{c} IN_{tp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 4 bit 0.
52	GP41	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 4 bit 1.
51	GP42	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tsp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 4 bit 2.
41	GP43	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{24} \\ OD_{24} \end{array}$	VSB	General-purpose I/O port 4 bit 3.
40	GP44	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 4 bit 4.
39	GP45	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 4 bit 5.
38	GP46	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 4 bit 6.
37	GP47	I/O	$\begin{matrix} IN_{tp5} \\ O_{12} \\ OD_{12} \end{matrix}$	VSB	General-purpose I/O port 4 bit 7.



5.18.6 GPIO-5 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
93	GP50	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 5 bit 0.
92	GP51	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 5 bit 1.
91	GP52	I/O	$\begin{array}{c} IN_{tp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 5 bit 2.
90	GP53	I/O	$\begin{matrix} IN_{tp5} \\ O_{12} \\ OD_{12} \end{matrix}$	VSB	General-purpose I/O port 5 bit 3.
89	GP54	I/O	$\begin{array}{c} {\sf IN}_{\sf tp5} \\ {\sf O}_{\sf 12} \\ {\sf OD}_{\sf 12} \end{array}$	VSB	General-purpose I/O port 5 bit 4.
88	GP55	I/O	$\begin{matrix} IN_{tp5} \\ O_{12} \\ OD_{12} \end{matrix}$	VSB	General-purpose I/O port 5 bit 5.
87	GP56	I/O	$\begin{matrix} IN_{tp5} \\ O_{12} \\ OD_{12} \end{matrix}$	VSB	General-purpose I/O port 5 bit 6.
86	GP57	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 5 bit 7.

5.18.7 GPIO-6 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
50	GP60	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tsp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 6 bit 0.
49	GP61	I/O	$\begin{array}{c} IN_{tsp5} \\ O_{12} \\ OD_{12} \end{array}$	VSB	General-purpose I/O port 6 bit 1.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
48	GP62	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VSB	General-purpose I/O port 6 bit 2.
47	GP63	I/O	IN _{tsp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 6 bit 3.
45	GP64	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VSB	General-purpose I/O port 6 bit 4.
44	GP65	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VSB	General-purpose I/O port 6 bit 5.
43	GP66	I/O	$\begin{array}{c} \text{IN}_{\text{tsp5}} \\ \text{O}_{12} \\ \text{OD}_{12} \end{array}$	VSB	General-purpose I/O port 6 bit 6.
42	GP67	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tsp5}} \\ \mathrm{O}_{\mathrm{24}} \\ \mathrm{OD}_{\mathrm{24}} \end{array}$	VSB	General-purpose I/O port 6 bit 7.

5.18.8 GPIO-7 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
69	GP70	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 7 bit 0.
68	GP71	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 7 bit 1.
67	GP72	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 7 bit 2.
66	GP73	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 7 bit 3.
79	GP74	I/O	$\begin{array}{c} {\rm IN_{tp5}} \\ {\rm O_{24}} \\ {\rm OD_{24}} \end{array}$	VSB	General-purpose I/O port 7 bit 4.



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
78	GP75	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{24}} \\ \mathrm{OD}_{\mathrm{24}} \end{array}$	VSB	General-purpose I/O port 7 bit 5.
77	GP76	I/O	$\begin{array}{c} IN_{tp5} \\ O_{24} \\ OD_{24} \end{array}$	VSB	General-purpose I/O port 7 bit 6.

5.18.9 GPIO-8 Interface

PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
29	GP80	I/O	IN _{tp5} O ₁₂ OD ₁₂	VSB	General-purpose I/O port 8 bit 0.
30	GP81	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 8 bit 1.
31	GP82	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 8 bit 2.
32	GP83	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 8 bit 3.
33	GP84	I/O	$\begin{array}{c} \text{IN}_{\text{tp5}} \\ \text{O}_{\text{12}} \\ \text{OD}_{\text{12}} \end{array}$	VSB	General-purpose I/O port 8 bit 4.
34	GP85	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 8 bit 5.
35	GP86	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 8 bit 6.
36	GP87	I/O	$\begin{array}{c} \mathrm{IN}_{\mathrm{tp5}} \\ \mathrm{O}_{\mathrm{12}} \\ \mathrm{OD}_{\mathrm{12}} \end{array}$	VSB	General-purpose I/O port 8 bit 7.

5.19 Strapping Pins



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
31	2E_4E_SEL	ı	IN _{tdp5}	VSB	SIO I/O address selection. (Strapped by LRESET#) Strapped to high: SIO I/O address is 4Eh/4Fh. Strapped to low: SIO I/O address is 2Eh/2Fh.
32	24M_48M_S EL	ı	IN _{tdp5}	VSB	Input clock rate selection (Strapped by VCC: internal Power OK signal without any delay.) Strapped to high: The clock input on pin 15 is 48MHz. Strapped to low: The clock input on pin 15 is 24MHz.
34	PO80_EN	I	IN _{tdp5}	VSB	Port80 / GPIO function selection. (Strapped by LRESET#) Strapped to high: Port80 function. Strapped to low: non-PRT function
9	UARTP80_EN	ı	IN _{tdp5}	VSB	Pin34 function selection. (Strapped by LRESET#) See configuration register
10	UARTCP80_E N	ı	IN _{tdp5}	VSB	Pin55 function selection. (Strapped by LRESET#) See configuration register
62	EN_AS	I	IN _{tdp5}	VSB	Enable ASUS specific function. (Strapped by VSB power: internal RSMRST# signal]) Strapped to high: Enable ASUS function Strapped to low: Disable ASUS function
68	TEST_MODE 0_EN	1	IN _{tp5}	VSB	PSIN# function selection. (Strapped by VSB power: internal RSMRST# signal]) Strapped to high:LNV PSIN# function Strapped to low: Normal PSIN# function
69	DSW_EN	I	IN _{tp5}	VSB	DSW position selection. (Strapped by VSB power: internal RSMRST# signal]) Strapped to high: DSW function Strapped to low: GPIO function



PIN	SYMBOL	I/O	BUFFER TYPE	POWER WELL	DESCRIPTION
96	AMDPWR_EN	ı	IN _{tdp5}	VSB	Enable AMD power sequence function. (Strapped by VSB power: internal RSMRST# signal.)
			цро		Strapped to high: Enable AMD power sequence Strapped to low: Disable AMD power sequence

Note . All Strapping results can be programming by LPC Interface. There are three conditions below:

- 1) VSB Strapping result can be programming by LPC, and reset by RSMRST#.
- 2) VCC Strapping result can be programming by LPC, and reset by PWROK.
- 3) LRESET# strapping (2E_4E_SEL) can be programming by LPC, and reset by LRESET#.

5.20 Internal pull-up, pull-down pins

Signal	Pin(s)	Power well	Туре	Resistor	Note
	S	trapping Pi	ns		
2E_4E_SEL	31	3VSB	Pull- down	47.4K	1
24M_48M_SEL	32	3VSB	Pull- down	47.4K	1
PO80_EN	34	3VSB	Pull- down	47.4K	1
UARTP80_EN	9	3VSB	Pull- down	47.4K	1
UARTCP80_EN	10	3VSB	Pull- down	47.4K	1
TEST1_MODE_EN	12	3VSB	Pull- down	47.4K	1
TEST_MODE0_EN	68	3VSB	Pull- down	47.4K	1
EN_AS	62	3VSB	Pull- down	47.4K	2
AMDPWR_EN	96	3VSB	Pull- down	47.4K	2
Adva	nced Conf	iguration &	Power Int	erface	
PSIN#	61	3VSB	Pull-up	47.03K	

Note1. Active only during VCC Power-up reset Note2. Active only during VSB Power-up reset

5.21 Strapping multi function pin control

	Pin38 function selection (See CR27)
PO80_EN	Pin39 ~ 40 function selection (See CR1B)
	Pin41 ~ 50 function selection (See CR27)

For ASUS Only June 5, 2012 -26-Version: 0.1



	T = 1 = 1 = 1	(0				
	Pin51 function sele					
	Pin52 function sele Pin53 function sele	,	A)			
	PO80_EN	Pin53				
	0	GP36				
	1	DGL_1#				
	Pin54 function sele	- · · ·				
	PO80_EN	Pin54				
	0	GP35				
	1	DGH_1#				
UARTP80_EN	Pin34 function sele	ection (See CR2A	A)			
	Pin55 function sele	ection				
UARTCP80_EN	UARTCP80_EN	Pin55				
OAKTOFOO_LIN	0	GP34				
	1	SOUTC_P80				
	Pin66 function sele	ection				
	EN_AS	Pin66				
	0	GP73				
	1 BCLKIN1					
	Pin67 function selection					
	EN_AS	Pin67				
	0	GP72				
ENL AC	1	BCLKIN0				
EN_AS	Pin68 function selection					
	EN_AS	Pin68				
	0	GP71				
	1	BCLKOUT1				
	Pin69 function sele	ection				
	EN_AS	Pin69				
	0	GP70				
	1	BCLKOUT0				
	Pin90 function sele	ection				
	DSW_EN	Pin90				
	0 GP53					
DOW EN	1	1 SUSWARN_5VE				
DSW_EN	Pin92 function selection					
	DSW_EN	Pin92				
	0	GP51				
	1	5VDUAL				
	L	I .				



	Pin63 function Selection	on			
	AMDPWR_EN	Pin63			
	0	PSON#			
	1	AMD_PSON#			
	Pin81 function Selection	on			
	AMDPWR_EN	Pin81			
	0	PWROK			
AMDPWR_EN	1	AMD_PWROK			
AMDPWK_EN	Pin86 function Selection				
	AMDPWR_EN	Pin86			
	0	GP57			
	1	VLDT_EN			
	Pin87 function Selection	on			
	AMDPWR_EN	Pin87			
	0	GP56			
	1	VCORE_EN			



6. TOP MARKING SPECIFICATIONS



NCT6791D

28201234

123G9AFA

1st line: Nuvoton logo

2nd line: part number NCT6791D

3rd line: wafer production series lot number 28201234

4th line: tracking code 123G9AFA

123: packages made in 2011, week 23

<u>G</u>: assembly house ID; G means GR, A means ASE, etc.

9: code version; 9 means code 009

A: IC revision; A means version A; B means version B, and C means version C

FA: Nuvoton internal use.




7. ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	PRODUCTION FLOW
NCT6791D	128Pin LQFP (Green package)	Commercial, 0°C to +70°C



8. PACKAGE SPECIFICATION



COTROL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MILLIMETER			INCH			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	_	_	1.60	_	_	0.063	
A1	0.05	_	0.15	0.002	_	0.006	
A2	1.35	1.40	1.45	0.053	0.055	0.057	
HD	16.00 BSC.			0.630 BSC.			
D	14.00 BSC.			0.551 BSC.			
HE	16.00 BSC.			0.630 BSC.			
Е	14.00 BSC.			0.551 BSC.			
b	0.13	0.16	0.23	0.005	0.006	0.009	
е	0.40 BSC.			0.016 BSC.			
θ	0,	3.5*	7*	0,	3.5*	7.	
С	0.09	_	0.20	0.004	_	0.008	
L	0.45	0.60	0.75	0.018	0.024	0.030	
L ₁	1.00 REF			0.039 REF			
V	-	_	0.1	-	-	0.004	

128-pin LQFP (14mm x 14mm x 1.4mm)



9. REVISION HISTORY

VE RSI ON	DATE	PAGE	DESCRIPTION
0.1	06/05/2012	N.A.	Draft datasheet



Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.