


# NANOCOM-KBU Rev.A2.0\_0\_0

## Intel SKYLAKE-U SOC --- Module Board

### BLOCK DIAGRAM




**COM Express**

100




POWER UP AND SEQUENCE



an ASUS ASSOC. CO.

Title 03_Power Up Diagram		
Size B	Document Number NANOCOM-KBU	Rev: A2.0
Date: Monday, December 18, 2017		Sheet: 3 of 32

5	4	3	2	1	
D					D
C					C
B					B
A					A
5	4	3	2	1	

  
*an ASUS ASSOC. CO.*

Title03\_SYSTEM SETTING


SizeCustom


Document NumberNANOCOM-KBU


Rev.A2.0


Date: Monday, December 18, 2017

Sheet: 4 of 32





















# PCIE x4





# USB






















## DDR4 Termination
















## SPI




## Del TPM

## Del CLK Buffer

## +V5A





## +V3.3A



Title: <b>24_POWER VR_+V5A_+V3A</b>		
Size: <b>B</b>	Document Number: <b>NANOCOM-KBU</b>	Rev: <b>A2.0</b>
Date: <b>Monday, December 18, 2017</b>	Sheet: <b>24</b> of <b>32</b>	



**replace RT8202 by MPQ8636HGL-10-Z in A2.0 0 0**





$$V_{out} = 0.8 \times (1 + R_{up} / R_{down})$$







# V5A\_DUAL Switch




A1.0 Modify




A1.0 Modify

		<b>Title</b> 28_V5A Dual_Discharge_Misc	
<b>Size</b> B	<b>Document Number</b> NANOCOM-KBU	<b>Rev:</b> A2.0	
<b>Date:</b> Monday, December 18, 2017		<b>Sheet:</b> 28 of 32	







Icc\_max=29A




Icc\_max=5A




Icc\_max=31A

	Title: 30_POWER VR_VccGT_VCCSA		
	Size: Custom	Document Number: NANOCOM-KBU	Rev: A2.0
Date: Monday, December 18, 2017		Sheet: 30 of 32	


## RSMRST#\_PWRGD




A2.0 add for PD sequence



## ALL\_SYS\_PWRGD




## PCH\_PWROK



Title: 29_POWER SEQUENCE		
Size: B	Document Number: NANOCOM-KBU	Rev: A2.0
Date: Thursday, January 04, 2018		Sheet: 31 of 32

Page	Version	Description	Type
	A0.2	A0.2 Modify NCP81246MNTXG layout and add Second USB3.0	LAYOUT
	A1.0	A1.0 Modify NCP81246MNTXG Layout	LAYOUT



an ASUS ASSOC. CO.

Title 30_History		
Size B	Document Number NANOCOM-KBU	Rev: A2.0
Date: Monday, December 18, 2017		Sheet: 32 of 32