


## **GENE-APL7 A1.0\_0\_2**

## **Sub Compact Board**





Page	Index
1	COVER SHEET
2	SYSTEM SETTINGS
3	POWER DELIVERY
4	POWER SEQUENCE
5	SOC_DDR
6	SOC_DISPLAY
7	SOC_SATA_PCIE_USB
8	SOC_LPC_SPI_EMMC_SD
9	SOC_SMBUS_GPIO
10	SOC_CLK_PCU_RTC
11	SOC_POWER I
12	SOC_POWER II
13	SOC_GND
14	DDR3L_SODIMM
15	CRT
16	EDP
17	LVDS I
18	LVDS II
19	LAN RTL8111E I
20	LAN RTL8111E II
21	MINI CARD I / MICRO SIM SOCK
22	SATA_MINI CARD II /mSATA
23	USB3.0 PORT
24	USB2.0 PORT
25	SUPERIO_FINTEK 81866 I
26	SUPERIO_FINTEK 81866 II
27	SPI BIOS/LPC/CMOS/I2S
28	HWMONITOR/FAN/DIO
29	COM1 - COM6
30	HD AUDIO ALC892 + AMP
31	PMIC_TPS650941_I
32	PMIC_TPS650941_II
33	POWER_+VREG5,+V3.3A
34	POWER_+V12A
35	STANDBY POWER
36	SYSTEM POWER
37	POWER INPUT,MISC
38	USB HUB
39	COM7 - COM12
40	HISTORY


Project Number :


Production Line : Sub.ESB.AASM


5	4		3		2			1	
SOC GPIO Pins :	F81866D GPIO Pins	:		F8186	6D GPIO Pins :				
Name Power Well Default GPIO Function	1	erance Power Well Default	Function	Na		Power Well	Default	Function	
GPIO 0 1.8V 20K PDII BOARDID BITO GPIO 1 1.8V 20K PDII BOARDID BIT1 GPIO 2 1.8V 20K PDII BOARDID BIT2	GPI000 55 GPI001 55 GPI002 55	V I VSB3V Native V I VSB3V Native	ERP CTRL0# ERP CTRL1#	GPIO GPIO GPIO	01 5V 02 5V	I VSB3V I VSB3V	Native Native	ERP_CTRL0# ERP_CTRL1#	
GPIO 2 1.8V 20K PD/I BOARDID BIT2 GPIO 3 1.8V 20K PD/I BOARDID BIT3	GPIO02 51 GPIO03 51	V I VSB3V Native	PM SUS WARN# PM SUS ACK#	GPIO GPIO	03 5V 04 5V	I VSB3V I VSB3V	Native Native	ERP CTRL1# PM SUS WARN# PM SUS ACK#	
GPIO 4 1.8V 20K PD/I LVDS RBITO GPIO 5 1.8V 20K PD/I LVDS RBITO LVDS RBITO LVDS RBITO	GPI004 5) GPI005 5)	V         I VSB3V         Native           V         I VSB3V         Native	PM SLP SUS#	GPIO GPIO	05 5V 06 5V	I VSB3V	Native Native	PM SLP SUS#	
GPIO 6 1.8V 20K PD/I LVDS RBIT2	GPI006 5\	V I VSB3V Native	LAN2 DISABLE#	GPIO GPIO		I VSB3V	Native	LAN2 DISABLE#	
GPIO 8 1.8V 20K PD/I	GPIO10 5\	V I VSB3V Native	W DISABLE1#	GPIO	11 5V	I VSB3V I VSB3V	Native	W DISABLE1#	
GPIO 9 1.8V 20K PD/I GPIO 10 1.8V 20K PD/I GPIO 11 1.8V 20K PD/I	GPI011 51 GPI012 51 GPI013 51	V         I VSB3V         Native           V         I VSB3V         Native	EN USB 8WIRE EN#	GPIO GPIO GPIO	12 5V 13 5V	I_VSB3V I_VSB3V	Native Native	EN_USB 8WIRE_EN#	
GPIO 11 1.8V 20K PD/I GPIO 12 1.8V 20K PD/I	GPIO13 59 GPIO14 59	V I VSB3V Native	ATX AT TRAP	GPIO GPIO	14 5V 15 5V	I VSB3V I VSB3V	Native	ATX AT TRAP	
GPIO 13 1.8V 20K PD/I GPIO PME# GPIO 14 1.8V 20K PD/I WAKE RI#	GPI015 5)	V I VSB3V Native	WDT RST#	GPIO GPIO	16 5V	I VSB3V	Native	WDT RST#	
GPIO 14 1.8V 20K PD/I WAKE RI# GPIO 15 1.8V 20K PD/I GPIO 16 1.8V 20K PD/I	GPIO16 5) GPIO17 5) GPIO20 5)	V         I VSB3V         Native           V         I VSB3V         Native           V         I VSB3V         Native	SIO PECI	GPIO GPIO GPIO	17 5V 18 5V 21 5V	I VSB3V I VSB3V I VSB3V	Native Native Native	SIO PECI	
GPIO 17 1.8V 20K PD/I	GPI021 5\	V I VSB3V Native	ATX PG	GPIO	22 SV	I VSB3V	Native	ATX PG	
GPIO 18 1.8V 20K PD/I GPIO 19 1.8V 20K PD/I GPIO 20 1.8V 20K PD/I	GPIO22 51 GPIO23 51 GPIO24 51	V         I         VSB3V         Native           V         I         VSB3V         Native           V         I         VSB3V         Native	EXT_PWRBTN# PM_PWRBTN# PM_SLP_S3#	GPIO GPIO	23 5V 24 5V 25 5V	I VSB3V I VSB3V I VSB3V	Native Native	EXT_PWRBTN# PM_PWRBTN# PM_SLP_S3#	
GPIO 21 1.8V 20K PD/I	GPI025 5\	V I VSB3V Native	PSON#	GPIO GPIO GPIO	25 5V 26 5V	I VSB3V	Native	PSON#	
GPIO 22 1.8V 20K PD/I SATA GP[0] GPIO 23 1.8V 20K PD/I SATA GP[1]	GPIO26 51 GPIO27 51	V VBAT Native V VBAT Native	PWOK SIO RSMRST#	GPIO GPIO	27 5V 28 5V	VBAT VBAT	Native Native	PWOK SIO RSMRST#	
GPIO 24 1.8V 20K PDII SATA DEVSLP(II) GPIO 25 1.8V 20K PDII SATA DEVSLP(II) GPIO 26 1.8V 20K PDIIIOP SATA LED N	GPIO30 5\ GPIO31 5\	V         3VCC         Native           V         3VCC         Native           V         3VCC         Native           V         3VCC         Native	DCD3# RI3#	GPIO GPIO GPIO	31 5V 32 5V	3VCC	Native Native	DCD3# RI3#	
GPIO 25 1.8V 20K PD/I/OP SATA LED N	GPIO32 59	V 3VCC Native	CTS3#	GPIO	33 5V 34 5V	3VCC 3VCC	Native	CTS3#	
GPIO 27 1.8V 20K PD/I GPIO 28 1.8V 20K PD/I	GPIO34 5)	V 3VCC Native	DTR3# RTS3#	GPIO GPIO	35 SV	3VCC 3VCC	Native Native	DTR3# RTS3#	
GPIO 29 1.8V 20K PD/I GPIO 30 1.8V 20K PD/I GPIO 31 1.8V 20K PD/I	GPIO35 55 GPIO36 55 GPIO37 55	V 3VCC Native	DSR3# TX3#	GPIO GPIO GPIO	36 5V 37 5V 38 5V	3VCC 3VCC 3VCC	Native Native Native	DSR3# TX3# RX3#	
GPIO 32 1.8V 20K PD/I	GPIO37 51 GPIO40 51	V         3VCC         Native           V         3VCC         Native	RX3# DCD4#	GPIO GPIO	38 5V 41 5V	3VCC 3VCC	Native Native	RX3# DCD4#	
GPIO 33 1.8V 20K PD/I PMIC IRQ	GPIO41 5)	V 3VCC Native	RI4#	GPIO	42 SV	3VCC 3VCC	Native	RI4# CTS4# DTR4#	(
GPIO 216 1.8V 20K PD/IO GPIO 217 1.8V 20K PD/IO GPIO 218 1.8V 20K PD/IO	GPIO42 51 GPIO43 51 GPIO44 51		CTS4# DTR4# RTS4#	GPIO GPIO GPIO	43 5V 44 5V 45 5V	3VCC 3VCC	Native Native	DTR4# RTS4#	
GPIO 219 1.8V 20K PD/IO/OP	GPIO45 5\	V 3VCC Native	DSR4# TX4#	GPIO	46 5V	3VCC	Native	DSR4# TX4#	
	GPIO46 5) GPIO47 5) GPIO50 5)	V 3VCC Native	RX4#	GPIO   GPIO	47 5V 48 5V 51 5V	3VCC 3VCC 3VCC	Native	RX4#	
	GPIO51 5\		ADM213 EN 1, diver 81438 SD 0			3VCC 3VCC		81438 SD	1, diver mode 0
SMBus/I2C Addresses :	GPI052 51 GPI053 51	V 3VCC Native	SEL COM2 MD0 SEL COM2 MD1	GPIO GPIO	54 5V	3VCC	Native Native	SEL COM2 MD1 SEL COM2 MD2	
Device Address	GPIO54 5) GPIO55 5)	V 3VCC Native V 3VCC Native	COM2 SLEW SEL COM3 MD0	GPIO GPIO	55 5V 56 5V	3VCC 3VCC	Native	COM2 SLEW SEL COM3 MD1	
SODIMMA A0h LCD Backlight Contoller 5Ch	GPIO56 5\ GPIO57 5\	V 3VCC Native	SEL COM3 MD1 COM3 SLEW	GPIO GPIO	57 5V 58 5V	3VCC 3VCC	Native	SEL COM3 MD2 COM3 SLEW	•
LCD Backlight Contoller 2Eh CMOS Backup EEPROM AEh	GPI060 51 GPI061 51	V         3VCC         Native           V         3VCC         Native           V         3VCC         Native           V         3VCC         Native	LVDS1 EN	GPIO	61 5V 62 5V	3VCC	Native Native	LVDS1 EN	
GPIOIC 6Eh	GPI062 5\	V 3VCC Native	LVDS2 EN	GPIO GPIO GPIO	63 5V	3VCC 3VCC 3VCC	Native	LVDS1 PD# LVDS2 EN	
PTN3460 Slave C0h PTN3460 Slave 40h	GPIO63 51 GPIO64 51	V 3VCC Native	LVDS2 PD# CH7517 RST#	GPIO GPIO	65 SV	3VCC	Native Native	LVDS2 PD# CH7517 RST#	
	GPIO65 5\ GPIO66 5\		LPC PME# DPWROK	GPIO GPIO	66 5V 67 5V	I VSB3V VBAT	Native Native	LPC PME# DPWROK	
	GPI067 51 GPI070 51	V         I VSB3V         Native           V         3VCC         Native	PM SLP S5# PE	GPIO GPIO	68 5V 71 5V	I VSB3V 3VCC	Native Native	PM SLP S5# PE	
DOD Existentials	GPI071 5\	V 3VCC Native	BUSY	GPIO	72 5V	3VCC	Native	BUSY ACK#	
PCB Footprints	GPI072 51 GPI073 51 GPI074 51		ACK# SLIN# PINIT#	GPIO GPIO GPIO	73 5V 74 5V 75 5V	3VCC 3VCC 3VCC	Native Native	ACK# SLIN# PINIT#	
	GPI075 5\	V 3VCC Native	ERR#	GPIO	76 5V	3VCC	Native	ERR#	E
	GPIO76 5) GPIO77 5) GPIO80 5)	V         3VCC         Native           V         3VCC         Native           V         3VCC         Native	AFD# STB#	GPIO GPIO GPIO	77 5V 78 5V 81 5V	3VCC 3VCC 3VCC	Native Native	AFD# STB# PD1 DIO 1	
	GPI081 5)	V         3VCC         Native           V         3VCC         Native	PD0 DIO 0 PD1 DIO 1	GPIO GPIO GPIO	81 5V 82 5V	3VCC 3VCC	Native	PD2 DIO 2	
	GPIO82 5\	V         3VCC         Native           V         3VCC         Native           V         3VCC         Native	PD2 DIO 2 PD3 DIO 3	GPIO GPIO	83 5V 84 5V	3VCC	Native Native	PD3 DIO 3	
	GPIO83 51 GPIO84 51 GPIO85 51	V         3VCC         Native           V         3VCC         Native           V         3VCC         Native	PD3 DIO 3 PD4 DIO 4 PD5 DIO 5	GPIO GPIO GPIO	84 5V 85 5V 86 5V	3VCC 3VCC 3VCC	Native Native Native	PD4 DIO 4 PD5 DIO 5 PD6 DIO 6	
	GPIO86 5\ GPIO87 5\	V 3VCC Native	PD6 DIO 6 PD7 DIO 7	GPIO GPIO	87 5V	3VCC	Native	PD7 DIO 7 PD8 DIO 8	
PCB STACK :	Grico) 3	V JUCC I Name	FD/ DIO/	<u> Grio</u>	00 1 34	3400	Nauve I	FDS DIO S	'
Impedence 55ohm +/-15%.									-
Layer 1 : Component									
Layer 2 : GND									
Layer 3 : Signal									
Layer 4 : Signal									
Layer 5 : POWER									
Layer 6 : Signal									
Layer 7 : GND									
Layer 8 : Solder					<core design=""></core>				
						Title			
					ii en	W . TIE	System Setti	ngs	
					MICU		•	nt Number	Rev
						O	OFNE A	DI 7	A1.0_0_2
					an /ISUS ass	0C. CO. Date:	Friday, Decemb	er 08, 2017	Sheet: 2 of 40
5	4		3		2	1		1	






















































































/R0402








	5	5	4	4		3	2	1	
ь									
С									
					A1.0 Remov	'e			
•									
В									
А							<core design=""></core>		
							<b>MEON</b> ®	POWER +V12A	la
								Size Document Number Custom GENE-APL7  Date: Friday, December 08, 2017	Rev: A1.0_0_2 Sheet: 34 of 40
			4	•		3	2	1	

5	4	3	2	1	
5VDAUL Switch Circuit					
					٥
		A1.0 Remove			
					c
					•
Powering ERP well of SIO					8
		A1.0 Remove			
			<core design=""></core>	Title	Α
			an /ISUS assoc. co.	Standby Power  Size Document Number  Custom GENE-APL7  Date: Friday, December 08, 2017	Rev: A1.0_0_2 Sheet: 35 of 40
•	•	3			









## HISTORY

tem	Date	Revision	Page	Modification List	Reason
1	2016/09/12	A0.1		First Release	Release and follow GENE-APL5 A0.2 modify lists.
1	2016/12/13	A1.0	06	DDI1_TXP_1_L, DDI1_TXN_1_L, DDI1_TXP_0_L, DDI1_TXN_0_L DSN modifications	R&D Internal modifications
			09	GPIO_PWRBTN# DSN modifications	R&D Internal modifications (APL team suggest)
			09	Add Q43A, R723 for SMB_ALERT#_3P3	R&D Internal modifications (ECD expert suggest)
			10	D5, D8, D9 change the part number to 1301793040	R&D Internal modifications
			16	eDP PNL1_BKLTEN_3P3, PNL1_BKLTCTL_3P3 level shifter Q62, Q63	R&D Internal modifications
			18	C33, C38 for DDI1_AUXN and DDI1_AUXP	R&D Internal modifications
			18	R430 for DDI1_HPD	R&D Internal modifications
			21	Add CN18 for uSIM	R&D Internal modifications
			21	Add R720 for PCIE_CLKRQ2#_MPCIE	R&D Internal modifications
			22	Add R719 for PCIE_CLKRQ3#_MPCIE	R&D Internal modifications
			25	U14 PIN 5VSB modifications to +V5A	R&D Internal modifications
			26	U13 PIN 5VSB modifications to +V5A	R&D Internal modifications
			27	CN17 add SMB_ALERT#_3P3, SMB_DATA_3P3, SMB_CLK_3P3	R&D Internal modifications
			29	CN41 modifications to pin define	R&D Internal modifications
			29	Add Q61 for 81438_SD pin	R&D Internal modifications
			29	R271 modifications to PCH_PWROK	R&D Internal modifications
			30	Add R733 and LIN_R	R&D Internal modifications
			31	Change R209 from 5.6K to 8.2Kohm(1050508224) for OCP adjust.	Power Team
			31	Change R497 from 10.2K to 18.2Kohm(105A518223) for OCP adjust.	Power Team
			31	L6, L7, L8 change to 121110477B	R&D Internal modifications(Cost)
			31	L4, change to 121110477A	R&D Internal modifications(Cost)
			32	R12 change to 0ohm(105A700004) for Dead time adjust.	Power Team
			33	R395, R399 change to 150K and 20K for Vout adjust.	Power Team
			37	TC1 channe to 1181610196	R&D Internal modifications
			39	R234 change to netname to PCH_PWROK	R&D Internal modifications
	2017/11/29	A1.0_0_2	15	CH7517 RST# change to PLT_RST#	
			08	LPC change to 1.8V(R502 unstuff, R484 stuff)	
			25,26	LPC change to 1.8V(R735,R737 unstuff, R736,R738 stuff)	
			25	Fix AC Power Loss (remove C155)	
			25,26	Change F81966(1440819661) to new version	
			33	Remove Q12 (no ERP function)	
			37	Add D26 for ESD protection	