






CORE - SOC - EDP/ DDI









CORE - SOC - PCIE/SATA/USB3






















CORE - SOC - SSIC/USB3/SATA





CORE - SOC - I2S/LPC/CLOCKS




CORE - SOC - PMU/UART









CORE - SOC - CNV, PWM



CLRTC1
1-2 : Normal (Default)
2-3 : Clear CMOS











Co-layout Pad overlap

Co-layout Pad overlap

Test point near LVDS EDP


















Adjust LVDS brightness/DC control












LVDS INV CTL SEL	
DC & PWM SEL	
3-5	DC CTL (Default)
5-6	PWM CTL





LVDS Panel Voltage SEL	
Panel Voltage Select	
1-2	5V
2-4	3V (Default)























PLACE NEAR PANEL or FPANEL
















FAY-APL
del USB2_CONN

ASUS		Title : USB3.0	
ASUSTek COMPUTER INC.		Engineer: -	
Size	Project Name	Rev	
Custom	FAY-APL	1.00	
Date: Tuesday, September 10, 2019	Sheet 29 of 57		





FAY-APL
del LAN2
add USB2 CONN


ASUS		Title : USB2.0	
ASUSTek COMPUTER INC.		Engineer: -	
Size B	Project Name FAY-APL		Rev 1.00
Date: Monday, September 02, 2019		Sheet 32 of 57	



M.2 M-key
Connector Height : 8H (8.5mm)
限制區可擺放 4mm 高度的零件



[13] SATA_DEVSLP0 >> R900 1 2 0.0kOhm M2-M_DEVSLP
High active



CONFIG_[3:0]	SATAe/M.2
0 0 0 0	M.2 (SATA)
0 0 1 0	M.2 (PCIe)

M2_CONFIG1	
0	M.2 SATA Mode
1	M.2 PCIe Mode





M2_CONFIG3	
0	M.2 Present
1	M.2 Unplug

**Title : Mini/mSATA/SIM**


ASUSTek COMPUTER INC. Engineer: -


Size B	Project Name FAY-APL	Rev 1.00
Date: Friday, August 16, 2019	Sheet 34 of 57	



FAY-APL
del PCIe1
add M.2M



Analog GND form Pin 13 to 33 and Pin 38~40










Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE

Note:




Mode_1 and Mode_2 pin. Internal pull high \approx 625K Ω . As the current is very small (\approx 15 μ A), please use the hardware strapping or GPIO (BIOS) to select the modes.





RS422/RS485 Terminator






Maximum Slew rate control		
SLEW	RS-232	RS-485/RS-422
0	1Mbps	10Mbps
1	250Kbps	250Kbps



COM1_V1	RI & Voltage SEL
1-2	12V
3-4	5V
5-6	RI (Default)





COM2






FAY-APL
del COM3/4


Wake on MODEM











TSEN: 436mV
DVID_TH 30mV, VBOOT 0.00V


SET1: 523mV & 890mV
ICCMax 22A, AI Gain 20, PSYS Disable,
DVID_Width 5.36 uS

SET2: 1523mV & 50mV
TONSET 7KTON, OCS 160% ICCMAX,
VR Address 0x00, Zero Load-Line
Diabie, ANTIOVS Diabie.











SET3: 1575mV & 650mV
QR_TH 40(mV), QR_WIDTH 70% of On-Time,
IPSK 100mV / Avgain, ANTIOVS_TH 30mV.

[52] P_+VRM_EN >> P_+VRM EN

[14,53] H_PROCHOT# << H_PROCHOT#



P_+VRM SET1 4
P_+VRM SET12 4
P_+VRM SET13 4
P_+VRM VSEN P_10
P_+VRM FB 4
P_+VRM COMP 4
P_+VRM VSEN N_10



+VCORE POWER

