

Super I/O F81966D GPIO Pins :

PIN NO.	PIN Name	Multi-Func	Power Well	GPIO Function	PIN NO.	PIN Name	Multi-Func	Power Well	GPIO Function	PIN NO.	PIN Name	Multi-Func	Power Well	GPIO Function
52	GPIO00	ERP_CTRL0#	SB3V	mSATA_PCle_SEL	36	GPIO30	DCD3	3VCC	SDCD3X	17	GPIO60	DCD5	3VCC	SDCD5X
53	GPIO01	ERP_CTRL1#	SB3V	USB_EN	37	GPIO31	RI3	3VCC	SRI3X	18	GPIO61	RI5	3VCC	SRI5X
54	GPIO02	SUS_WARN#	SB3V	SUS_WARN#	38	GPIO32	CTS3	3VCC	SCTS3X	19	GPIO62	CTS5	3VCC	SCTS5X
55	GPIO03	SUSACK#	SB3V	SUSACK#	39	GPIO33	DTR3	3VCC	SDTR3X	20	GPIO63	DTR5	3VCC	SDTR5X
56	GPIO04	SLP_SUS#	SB3V	SLP_SUS#	40	GPIO34	RTS3	3VCC	SRTS3X	21	GPIO64	DSR5	3VCC	SDSR5X
57	GPIO05	SOUT5	SB3V	STXD5X	41	GPIO35	DSR3	3VCC	SDSR3X	74	GPIO65	PME#	SB3V	LPC_PME#
58	GPIO06	SIN5	SB3V	SRXD5X	42	GPIO36	SOUT3	3VCC	STXD3X	86	GPIO66	DPWROK	VBAT	DPWROK
59	GPIO07	RTS5#	SB3V	SRTS5X	43	GPIO37	SIN3	3VCC	SRXD3X	87	GPIO67	S5#	VBAT	SLP_S4#
65	GPIO10	LED_VSB	SB3V	NC	44	GPIO40	DCD4	3VCC	SDCD4X	103	GPIO70	PE	3VCC	DIO_0
66	GPIO11	LED_VCC	SB3V	NC	45	GPIO41	RI4	3VCC	SRI4X	104	GPIO71	BUSY	3VCC	DIO_1
67	GPIO12	IRTX/SCL	SB3V	SML1_CLK	46	GPIO42	CTS4	3VCC	SCTS4X	105	GPIO72	ACK	3VCC	DIO_2
68	GPIO13	IRRX/SDA	SB3V	SML1_DATA	47	GPIO43	DTR4	3VCC	SDTR4X	106	GPIO73	SLIN	3VCC	DIO_3
69	GPIO14	ATX_AT_TRAP	SB3V	ATX_AT_TRAP	48	GPIO44	RTS4	3VCC	SRTS4X	107	GPIO74	INIT	3VCC	DIO_4
70	GPIO15	WDTRST#	SB3V	WDTRST#	49	GPIO45	DSR4	3VCC	SDSR4X	108	GPIO75	ERR	3VCC	DIO_5
71	GPIO16	BEEP/SDA	SB3V	SIO_SPK	50	GPIO46	SOUT4	3VCC	STXD4X	109	GPIO76	AFD	3VCC	DIO_6
72	GPIO17	PECI	SB3V	H_PECI	51	GPIO47	SIN4	3VCC	SRXD4X	110	GPIO77	STB	3VCC	DIO_7
76	GPIO20	ALBERT#/SCL3	SB3V	NC	9	GPIO50	RTS6	3VCC	SRTS6X	111	GPIO80	PD0	3VCC	NC
77	GPIO21	ATXPG_IN	SB3V	ATXPG_IN	10	GPIO51	SIN6	3VCC	SRXD6X	112	GPIO81	PD1	3VCC	NC
78	GPIO22	PWSIN#	SB3V	PANSWH#	11	GPIO52	SOUT6	3VCC	STXD6X	113	GPIO82	PD2	3VCC	NC
79	GPIO23	PWSOUT#	SB3V	PM_PWRBTN#	12	GPIO53	DCD6	3VCC	SDCD6X	114	GPIO83	PD3	3VCC	NC
80	GPIO24	S3#	SB3V	SLP_S3#	13	GPIO54	RI6	3VCC	SRI6X	115	GPIO84	PD4	3VCC	NC
81	GPIO25	PS_ON#	SB3V	PS_ON#	14	GPIO55	CTS6	3VCC	SCTS6X	116	GPIO85	PD5	3VCC	NC
82	GPIO26	PWOK	VBAT	PWROK	15	GPIO56	DTR6	3VCC	SDTR6X	117	GPIO86	PD6	3VCC	WLAN_DIS2#
83	GPIO27	RSMRST#	VBAT	RSMRST#	16	GPIO57	DSR6	3VCC	SDSR6X	118	GPIO87	PD7	3VCC	WLAN_DIS3#


PCH GPIO Pins :


Group	Name	Power Well	Default	GPIO Function
	GPP A0		1	KBRST
	GPP A1			LPC AD0
	GPP A2			LPC AD1
	GPP A3			LPC AD2
	GPP_A4			LPC_AD3
	GPP A5			LPC FRAME#
	GPP_A6			INT_SERIRQ
	GPP A7			PIRQA#
	GPP_A8	Primary Core		PM_CLKRUN#
Group A	GPP_A9			PCH_CLK_LPC0
	GPP_A10	3.3V		CLK_LPC1_R
	GPP_A11			LPC_PME#
	GPP A12			
	GPP A13			SUS_WARN#
	GPP_A14			PM_SUS_STAT#
	GPP_A15			SUSACK#
	GPP_A16			
	GPP_A17			
	GPP A18			H A20GATE
	GPP_A19~A23			
	GPP_B0~B7			
	GPP_B8			CLK_PCIE_LAN4_REQ#
	GPP_B9			
	GPP_B10			
Group B	GPP B11 GPP B12	Primary Core		
		3.3V	-	
	GPP B13 GPP B14	3.34		PLT_RST# HDA_SPKR
	GPP B15~B21			BOOT BIOS STRAP
	GPP_B15*B21			SMI 1 ALFRT#
	GPP B22		_	SME 1 ALERT#
	GPP_C0			SMB_CLK SMB_DATA
	GPP C1		$\overline{}$	SMB DATA SMB ALERT#
Group C	GPP_C2	_		SML0 CLK
Group C	GPP_C3	Primary Core	-	SML0 CLK SML0 DATA
	GPP_C4	Primary Core		SML0_DATA SML0_ALERT#
	GPP_C5	3.3V	_	
	GPP C6			SML1 CLK SML1 DATA
	GPP C8~C15			SMET DATA
	GPP_C6*C15	_	\vdash	I2C0 SDA
	GPP_C17	_		I2CO SCL
	GPP_C17 GPP_C18~C23		\vdash	IZCU_GCL

Group	Name	Power Well	Default	GPIO Function
	GPP_D0~8			
[GPP D9			
	GPP_D10	Deep Sleep Power		
Group D	GPP_D11	3.3V		
ļ	GPP_D12	3.3V		
	GPP_D13~16			
	GPP_D17~D23 GPP_E0~2			0171000 0171000
-	GPP EU~2	_		SATAGP0~SATAGP2
-	GPP E5	_		
-	GPP E6~7	_		
Group E	GPP_E8	_		SATA LED#
Group E	GPP E9	_		USB OC# 0
	GPP E10			USB OC# 1
l l	GPP F11			USB OC# 2
1	GPP E12	_		USB OC# 3
	GPP F0			SATAGP3
	GPP F15	_		USB OC# 4
i	GPP F16	_		USB OC# 5
i	GPP F17			USB OC# 6
Group F	GPP F18			USB OC# 7
[GPP F19	Primary Core		
	GPP_F20			
	GPP_F21	3.3V		
	GPP F22~23			
Group G	GPP_G0~8			
	GPP_H0~2			
Group H	GPP_H3 GPP_H4	_		CLK PCIE MINI REQ#1 CLK PCIE MINI REQ#2
		_		CLK_PCIE_MINI_REQ#2
	GPP H5~H23 GPP I0			DPB HPD
-	GPP_II	⊣		DPC HPD
-	GPP II	_		DPD HPD
-	GPP I3	_		DPE HPD
1	GPP I4	_		EDP HPD
1	GPP I5			DPB CTRICIK
ŀ	GPP I6	_		DPB_CTREDER
1	GPP I7	_		DPC CTRLCLK
Group I	GPP I8	_		DPC CTRLDATA
	GPP I9			DPD CTRLCLK
	GPP I10			DPD CTRLDATA
1	GPP I11	_		H SKTOCC N


Group	Name	Power Well	Default	GPIO Function
	GPP J0			
	GPP J1			CPU VCCIO PWR GATEB
	GPP J2			
	GPP J3			
	GPP J4			GPP J4
Group J	GPP J5	Primary Core		
Group J	GPP J6	Primary Core		
	GPP J7	1.8V		
	GPP_J8			
	GPP_J9			GPP_J9
	GPP_J10			
	GPP_J11			
Group K	GPP K0~K23			
	GPD0			PM_BATLOW#
	GPD1			AC_PRESENT
	GPD2			LAN_WAKE#
	GPD3	Primary Core		PM_PWRBTN#
	GPD4			SLP_S3#
	GPD5	3.3V		SLP S4#
GPD	GPD6	_	$\overline{}$	PCH SLP A N
	GPD7			GPP_D_USB_WAKEOUT
	GPD8			SUS_CLK
	GPD9			
	GPD10 GPD11			SLP S5# PM LAN1PHY ENABLE


MEAN®	Title	GPIC) Setting			
HLUN	Size C		Document Number PBA-CFL02		Rev: A0.1	
an /isus assoc. co.	Date:	Friday	y, February 21, 2020	Sheet:	2 of	55






COFFEE LAKE-S BGA PROCESSOR (DMI/PEG)











Mapping of HDMI* Signals for DDI Ports


Digital Display Interface Pins	CRB Digital Display Interface Signals	HDMI* Signals		
DDI1_TXP[0]	DDI1_LANE0_DP	HDMIx_TX2_DP		
DDI1_TXN[0]	DDI1_LANE0_DN	HDMIx_TX2_DN		
DDI1_TXP[1]	DDI1_LANE1_DP	HDMIx_TX1_DP		
DDI1_TXN[1]	DDI1_LANE1_DN	HDMIx_TX1_DN		
DDI1_TXP[2]	DDI1_LANE2_DP	HDMIx_TX0_DP		
DDI1_TXN[2]	DDI1_LANE2_DN	HDMIx_TX0_DN		
DDI1_TXP[3]	DDI1_LANE3_DP	HDMIx_CLK_DP		
DDI1_TXN[3]	DDI1_LANE3_DN	HDMIx_CLK_DN		
Hot plug detect used by HDMI Port 1	DDPB_HPD	DDI1_HPD_Q		
HDMI DDC lines for Port 1	DDPB_CTRLCLK	DDI1_CTRL_CK		
	DDPB_CTRLDATA	DDI1_CTRL_DATA		
DDI2_TXP[0]	DDI2_LANE0_DP	HDMIx_TX2_DP		
DDI2_TXN[0]	DDI2_LANE0_DN	HDMIx_TX2_DN		
DDI2_TXP[1]	DDI2_LANE1_DP	HDMIx_TX1_DP		
DDI2_TXN[1]	DDI2_LANE1_DN	HDMIx_TX1_DN		
DDI2_TXP[2]	DDI2_LANE2_DP	HDMIx_TX0_DP		
DDI2_TXN[2]	DDI2_LANE2_DN	HDMIx_TX0_DN		
DDI2_TXP[3]	DDI2_LANE3_DP	HDMIx_CLK_DP		
DDI2_TXN[3]	DDI2_LANE3_DN	HDMIx_CLK_DN		
Hot plug detect used by HDMI Port 2	DDPC_HPD	DDI2_HPD_Q		
HDMI DDC lines for Port 2	DDPC_CTRLCLK	DDI2_CTRL_CK		
1	DDPC_CTRLDATA	DDI2_CTRL_DATA		
	DDI1_TXP[0] DDI1_TXN[0] DDI1_TXN[1] DDI1_TXP[1] DDI1_TXP[2] DDI1_TXP[2] DDI1_TXN[2] DDI1_TXN[3] Hot plug detect used by HDMI Port 1 DDI2_TXP[0] DDI2_TXP[0] DDI2_TXN[1] DDI2_TXP[1] DDI2_TXP[2] DDI2_TXP[2] DDI2_TXP[2] DDI2_TXP[3] DDI2_TXP[3] DDI2_TXP[3] DDI2_TXN[3] Hot plug detect used by HDMI Port 2	DIGITAL DISPLAY INTERFACE PINS Interface Signals		
















































































GPIO F75111RG

Date: Friday, February 21, 2020

Size

Α

an /SUS assoc. co.


Document Number


PBA-CFL02


Rev:


A0.1


Sheet: 33 of 55














































+V1P05A





+V1P8A




ALCH®	Title POW	/ER_+V1.0A_+V1P8A			
FILOIT	Size Custom	Document Number PBA-CFL02		Rev: A0.1	
an / assoc. co.	Date: Frida	. Fahruari 04 0000	Chast	FO -4	









HISTORY

	ltem	Date	Revision	Description	Page	Design By	Approve By
D	1	2019/08/05	A0.1	First Realease		Kevin Yu	Jack Peng
р с ▶	1 1 2 3 4 5 6 7 8 9 10 11 12 13 14	2019/08/05	A1.0	Change C859, C867 to 1124456090 Change R1195 to 105A540269 change PCIE/ SATA jumper settingm for M.2 change PCIE/ SATA jumper settingm for Minicard De-pop R798, R796,R805, pop R804 De-pop Q14, R587, R582, R592, pop R591 Change R806, R595 to 0 ohm De-pop R662, Pop R659 Change R787 to 0 ohm Change CPU FAN circuit same with SYS FAN De-pop R251, R875, and pop R252 PCH_RSMRST_N connector to U51 pin2 Pop R807, R811, R813, R815, R817, R819, R821, R823, R808, R812, R814, R816, R818, R820, R822, R824, R835, R836, R838, R840, R841, R843, R845, R857 and de-pop CH10, CH11, CH13, CH15, CH9, CH12, CH14, CH16, CH22, CH23, CH25, CH27 for USB 3.0 SI fail issue Changed R1031 from 20K to 18.7k(1050518744) for Output ripple adjust. Changed R970 from 51K to 44.2K(105A544229) for OCP adjust. Changed R870 2:2uH to 1uH(121111007Y) for transient adjust. Add 220uf(118A622192)*1 TC7 parallel to TC5 for transient adjust. Add 22uf x2 (11EB522011) C933, C934 parallel to C737 for transient adjust. Changed R944 from 51K to 147K(105A514734) for frequency adjust. Changed R949 \ Q50 \ Q51 from PK6A6BA to BSC093N04LS G(13150093N0) Changed R953 from 1.87K to 1.54K(105A515419) for OCP adjust. Mount C788 for Vin ripple adjust.	52 52 32 39 39 32 39 34 38 31 34 21 43 41 48 49 46 45 45 45 45 45 45 45 49 49	Kevin Yu	Jack Peng
				Add 10ufF(11EB610050) parallel to C791 for Vin ripple adjust.	49		

Ā	AA FON®	Title HISTORY			
		Size Custom	Document Number PBA-CFL02		Rev: A1.0
	an / assoc. co.	Date: Frida	y, February 21, 2020	Sheet:	55 of 55
- 3		2		1	