
COVER PAGE


Model Name: MIX-EHLD1 R1.01


01	COVER PAGE
02	BLOCK DIAGRAM
03	POWER FLOW
04	POWER SEQUENCE
05	XXX
06	CLOCK DISTRIBUTION
07	SMBUS MAP
08	CPU DDR4 CH0
09	CPU DDR4 CH1
10	CPU DDI
11	CPU JTAG BPM
12	CPU ESPI/FSPI
13	CPU SPI
14	CPU PSE GBE RGMII
15	CPU HDA/I2S/SD_SDIO
16	CPU HSIO USB2.0
17	CPU CLK RTC
18	CPU EMMC
19	CPU MISC
20	CPU VCORE/VDDQ/VCCIO
21	CPU VCORE_AUX/1P8V/3P3V
22	CPU VSS
23	CPU CFG/RSVD
24	XXX
25	CPU CAPS
26	DDR4 SODIMM CH0 9.2H
27	DDR4 SODIMM CHO PWR
28	DDR4 SODIMM CH1 5.2H
29	DDR4 SODIMM CH1 PWR
30	DDIO eDP to LVDS CH7513B-BF
31	DDIO eDP/LVDS CON
32	DDI2 DP to VGA IT6516BFN
33	DDI2 VGA CON
34	DDI1 HDMI ALS TDP158
35	DDI1 HDMI CON
36	SATA CON
37	mini-PCIe SLOT
38	M.2 KEY-M 2280
39	M.2 KEY-B 3042/3052
40	SIM CARD SLOT
41	USB2.0 REAR CON
42	USB2.0 FRONT HD
43	USB3.1 GEN1 REAR CON
44	XXX
45	LAN1 RTL8111H
46	LAN1 RJ45 CON
47	LAN2 RTL8111H
48	LAN2 RILGITIA
49	XXX
50	
50	XXX


E1	AUDIO CODEC ALCOOT
51 52	AUDIO CODEC ALC897 AUDIO PHONE JACK
53	AUDIO AMP. EUA2075
54	XXX
55	RTC
56	SIO NCT6126D
57	SIO PIN STRAP
58	HW MONITOR
59	FAN HD
60	COM1 RS232/422/485
61	COM2/3/4/5/6
62	SPI FLASH/TPM2.0
63	DEBUG PORT
64	FRONT PANEL AT/ATX MODE
65	xxx
66	SEQ RSMRST#/DPWROK/PLTRST#
67	SEQ PWRGD
68	xxx
69	XXX
70	STATUS LED
71	PWR +12V_DCIN
72	PWR +5V_SB/+3P3V_SB
73	PWR +1P8V_SB/+1P8V_ADC
74	PWR +12V/+5V/+3P3V
75	PWR +1P8V/+5V_USB
76	PWR +VCORE CONTROLLER
77	PWR +VCORE
78	PWR +VCCIN_AUX
79	PWR +1P05V_VCCIO
80	PWR +1P05V_BYP
81	PWR +1P2V_DDR +0P6V_VTT
82	PWR +2P5V_VPP
83	PWR +VCCST
84	PWR +VCCSFR_OC/+VCCAGSH
85	PWR DISCHARGE
86	XXX
87	XXX
88	xxx
89	PCB&SCREW HOLE&LOGO
90	REVISION HISTORY
ш	






















HU1C LP4 2 DQ00/DDR 1 DQ00 CM66 CP66 CM57 CP57 BT83 M_1_DQ_01 M_1_DQ_02 M_1_DQ_03 M_1_DQ_04 M_1_DQ_05 M_1_DQ_06 LP4_2_CLK_DN/DDR_1_CLK0_DN LP4_2_CLK_DP/DDR_1_CLK0_DP M_1_CLK_DDR0_DN M_1_CLK_DDR0_DP M_1_CLK_DDR1_DN LP4 2 DQ02/DDB 1 DQ02 LP4_2_DQ03/DDR_ LP4 3 CLK DN/DDR 1 CLK1 DN LP4 2 DQ04/DDR 1 DQ04 LP4 2 DQ05/DDR 1 DQ05 BT80 LP4 2 DQ06/DDR 1 DQ06 LP4 2 DQ07/DDR 1 DQ07 M 1 DQ 07 LP4_2_CKE0/DDR_1_CKE0 LP4_2_CKE1 LP4_2_CKE1 BV54 →>> M_1_CKE0 [28] CI 81 M_1_DQ_08 M_1_DQ_09 M_1_DQ_10 M_1_DQ_11 M_1_DQ_12 M_1_DQ_13 M_1_DQ_14 LP4 2 DQ08/DDR 1 DQ08 LP4_2_DQ09/DDR_-LP4_2_DQ19/DDR_-LP4_2_DQ10/DDR_-LP4_3_CKE0 LP4_3_CKE1/DDR_1_CKE1 DQ09 →>> M 1 CKE1 [28] _DO10 LP4 2 DO11/DDR DO11 CP80 CM85 CL86 LP4 2 CS0/DDB 1 CS0 N →>> M 1_CS0# [28] LP4 2 DQ12/DDB 1 DQ12 LP4_2_CS0/DDR_1_CS0_N LP4_2_CS1 LP4_3_CS0 LP4_3_CS1/DDR_1_CS1_N LP4_2_DQ13/DDR_1_DQ13 CJ85 LP4_2_DQ14/DDR_1_DQ14 LP4_2_DQ15/DDR_1_DQ15 CB60 ->> M_1_CS1# [28] BV73 LP4_2_DQ16/DDR_1_DQ16 M_1_DQ_16 M_1_DQ_17 LP4_3_CA4/DDR_1_BA0 M_1_BA0 [28] M 1 BA1 [28] LP4 2 DQ17/DDB 1 DQ17 DDR_1_BA1 M_1_DQ_17 M_1_DQ_18 M_1_DQ_19 M_1_DQ_20 M_1_DQ_21 M_1_DQ_22 BT73 CD70 LP4 2 DQ18/DDR LP4_2_CA5/DDR_1_BG0 LP4 2 DQ19/DDR DO19 M_1_BG0 [28] M_1_BG1 [28] LP4 2 DQ20/DDR 1 DQ20 DDR_1_BG1 LP4_2_DQ21/DDR_1_DQ21 CL60 CJ59 CB51 BV70 DDR 1 MA00 BT70 LP4_2_DQ23/DDR_1_DQ23 DDR_1_MA01 M_1_MA1 M_1_MA2 CL72
CN73
LP4.2 D024/DDR.1 D024
CN73
LP4.2 D024/DDR.1 D025
CP72
LP4.2 D025/DDR.1 D026
CP72
LP4.2 D027/DDR.1 D026
CP72
LP4.2 D027/DDR.1 D027
CM77
LP4.2 D027/DDR.1 D027
LP4.2 D027/DDR.1 D027
LP4.2 D027/DDR.1 D027
LP4.2 D023/DDR.1 D028
CJ76
LP4.2 D023/DDR.1 D029
CJ76
LP4.2 D023/DDR.1 D023 LP4_3_CA5/DDR_1_MA02 CP59 CM59 M_1_DQ_24 M 1 DQ 25 DDR_1_MA03 DDR_1_MA04 1_MA3 1_MA4 CL69 CL64 CJ64 DDR_I_MA04 LP4_2_CA0/DDR_I_MA05 LP4_2_CA2/DDR_I_MA06 LP4_2_CA4/DDR_I_MA07 LP4_2_CA3/DDR_I_MA08 1_MA5 M_1_DQ_28 M_1_DQ_29 M_1_DQ_30 M_1_MA7 M_1_MA8 M_1_MA9 CP63 CM68 LP4_2_CA1/DDR_1_MA09 BY60 CJ76 DDR_1_MA12 BT60
DDR_1_MA13 DR60
LP4_3_CA0/DDR_1_MA14 WE_N
A415_CAS_N CD51 M 1 DQ 31 LP4 2 DQ31/DDB 1 DQ31 MA10 1_MA10 [28] 1_MA11 [28] 1_MA12 [28] 1_MA13 [28] M_1_DQ_32 M_1_DQ_33 LP4_3_DQ00/DDR_1_DQ32 CR44 LP4 3 DQ01/DDB 1 DQ33 BT44 1_DQ_34 1_DQ_35 LP4_3_DQ02/DDR_1_DQ34 - LP4_3_DQ03/DDR_1_DQ35 LP4_3_CA2/DDR_1_MA14_WE_N LP4_3_CA1/DDR_1_MA15_CAS_N M_1_MA14_WE# [28] M_1_MA15_CAS# [28] CD41 CD44 CB41 LP4_3_DQ05/DDR_1_DQ35 BV41 LP4_3_DQ05/DDR_1_DQ37 M_1_DQ_36 M_1_DQ_37 LP4_3_CA3/DDR_1_MA16_RAS_N M_1_MA16_RAS# [28] LP4_3_DQ06/DDR_1_DQ38 LP4_3_DQ07/DDR_1_DQ39 DDR_1_ODT0 DDR_1_ODT1 M_1_ODT0 [28] M_1_ODT1 [28] BT41 BY54 M 1 DQ 39 M 1 DOS 0 DN
M 1 DOS 0 DN
M 1 DOS 1 DN
M 1 DOS 1 DN
M 1 DOS 2 DN
M 1 DOS 2 DN
M 1 DOS 2 DN
M 1 DOS 3 DN
M 1 DOS 3 DN
M 1 DOS 4 DN
M 1 DOS 5 DN
M 1 DOS 6 DN
M 1 DOS 5 DN
M 1 DOS 7 DN CL46 CN47 CJ47 CP51 LP4_3_DQ08/DDR_1_DQ40 LP4_3_DQ09/DDR_1_DQ41 LP4_3_DQ10/DDR_1_DQ42 LP4_2_DQS0_DN/DDR_1_DQS0_DN LP4_2_DQS0_DP/DDR_1_DQS0_DP _DQ_40 _DQ_41 M_1_DQ_42 M_1_DQ_43 LP4_3_DQ10/DDR_1_DQ42 LP4_3_DQ11/DDR_1_DQ43 LP4 2 DQS1 DN/DDR 1 DQS1 DN LP4 2 DQS1 DP/DDR 1 DQS1 DP M_1_DQ_43 M_1_DQ_44 M_1_DQ_45 M_1_DQ_46 M_1_DQ_47 CM51 LP4_3_DQ13/DDR_1_DQ44 CL51 LP4_3_DQ13/DDR_1_DQ45 LP4_2_DQS2_DN/DDR_1_DQS2_DN LP4_2_DQS2_DP/DDR_1_DQS2_DP LP4_3_DQ14/DDR_ LP4_2_DQS3_DN/DDR_1_DQS3_DN CP74 BY44 LP4 3 DQ15/DDR 1 DQ47 LP4 2 DOS3 DP/DDB 1 DOS3 DP BV35 CB35 LP4_3_DQ16/DDR_1_DQ48 BT35 LP4_3_DQ17/DDR_1_DQ49 LP4_3_DQ18/DDR_1_DQ50 LP4_3_DQ18/DDR_1_DQ50 M_1_DQ_48 M_1_DQ_49 LP4_3_DQ18/DDR_1_DQ50 LP4_3_DQ19/DDR_1_DQ51 M_1_DQ_51 M_1_DQ_52 CD32 LP4_3_DQ20/DDR_1_DQ52 BV32 LP4_3_DQ21/DDR_1_DQ53 M_1_DQ_53 M_1_DQ_53 M_1_DQ_54 BT32 LP4_3_DQ22/DDR_1_DQ54 LP4_3_DQ23/DDR_1_DQ55 LP4 3 DQS3 DP/DDR 1 DQS7 DP DDR_1_PAR DDR_1_ACT_N DDR_1_ALERT_N M_1_PARITY [28] M_1_ACT# [28] M_1_ALERT# [28] LP4 3 DQ24/DDR 1 DQ56 CN38 LP4_3_DQ25/DDR_ 1_DQ57 M_1_DQ_57 M_1_DQ_58 M_1_DQ_59 M_1_DQ_60 M_1_DQ_61 M_1_DQ_62 LP4 3 DO26/DDB 1 DO58 LP4_3_DQ27/DDR_1 CM42 LP4 3 DQ28/DDR 1 DQ60 LP4 3 DQ29/DDR 1 DQ61 CJ42 LP4_3_DQ30/DDR_1_DQ62 LP4_3_DQ31/DDR_1_DQ63 QQAAGR O

99AAG8_QS INT EKL J6413 1.8G/1.5M B1 QWVS BGA 01001-02010300 s_bga_1493p_1378x945_h63

2









Title: CPU JTAG BPM Engineer: Shawn Yu ASUSTek COMPUTER INC. Size A3 MIX-EHLD1


GPIO Disabling and Termination Guidelines When GPIO interface is not implemented on the platform, the signal pin(s) may be left unterminated, but should not be configured as GPI's. HU1E The eSPI controller supports 14 MHz, 20 MHz, 33 MHz, and 50 MHz. HR39 1 33 Ohm 2 1% ESPLCLK HR42 1 150 Ohm 2 1% ESPLOO HR44 1 150 Ohm 2 1% ESPLOO HR45 1 150 Ohm 2 1% ESPLOO HR47 1 150 Ohm 2 1% ESPLOO ESPLOO HR47 1 150 Ohm 2 1% ESPLOO ESPLOO HR49 1 00 Ohm 2 1% ESPLOO ESPLOO HR49 1 00 Ohm 2 1% ESPLOO ESPLO GP G21/ESPI CLK FSPI_CLK FSPI_IO0_MOSI FSPI_IO1_MISO FSPI_IO2 FSPI_CLK GP_G15/ESPI_IO0 FSPI_MOSI_IO0 FSPI_MISO_IO1 GP G16/ESPL IO1 GP G17/ESPI IO2/PMC SUSPWRDNACK [56,63] [56,63] BP13 FSPI_IO2 GP_G18/ESPI_IO3/PMC_SUSACK_N GP_G22/ESPI_RST0_N BK6 FSPI_IO3 FSPI IO3 [62] FSPI_CS0# GP_G20/ESPI_CS0_N ESPI CS0# [56.63] GP_B23/PCHHOT_M/SIO_SPI1_CS1_M/ PSE_SPI3_CS3| N/PSE_TCPI028 GP_B03/CPU_GF2/ ESPI_ALERTI_N/PSE_TGPI026 GP_B03/PWC_VFALERT_M/ ESPI_ALERTI_N/PSE_TGPI025 GP_B13/SPKR/PWC_TGF10/S1O_SPI0_CS1_M/ PSE_SPI2_CS1_M [62] FSPI CS2# /X HT7 1 TPC26b
/X HT8 1 TPC26b
GP_B14_SPKR HR53 ──≫ ESPI_ALERT0# [56] HR2101 100KQhm2 1% GND I 1 00bm 2 PCH_SPKR [51,58] /X HT9 1 TPC26b M39 F29 GP_E11/TSPI_CLK GP_E13/TSPI_MOSI_IO0 GP_E12/TSPI_MISO_IO1 GP_B10/SIO_I2C5_SCL/ PSE_I2C2_SCL/ESPI_ALERT3_N MINI_W_DISALBE# M2_PRESENT# M2B1_PIN21_CFG0 GP_B09/SIO_I2C5_SDA/ PSE_I2C2_SDA/ESPI_CS3_N GP_F11/PSE_TRACECLK/ ISI TRACECLK/PSE_TGPIO49
GF_F12/NNS_1254_TXM/ PSE_TRACESWO/ISI TRACESWO
GP_F13/NNS_1254_STRM/ PSE_SWDIO/ISI SWDIO
GP_F14/AVS_1254_EXD/PSE_TRACEDATA_1/ ISI_TRACEDATA_1
GP_F15/PSE_TRACEDATA_2/ ISI_TRACEDATA_2
GP_F16/AVS_1254_SCLK/ PSE_SWCLK/ISI_SWCLK
GP_F17/PSE_TRACEDATA_3/ PSE_TGPIO14
GP_F17/PSE_TRACEDATA_3/ PSE_TGPIO50 +3P3V SB GP E01/TSPL IO2 H29 GP_E01/TSPI_IO2 F43 GP_E02/TSPI_IO3 GP_E10/TSPL_CS0_N GP_E06/PSE_PWM10/PSE_TGPIO18 M14 K14 H14 P8 F14 SCI/SMI#/NMI GPIO • GP_B14, GP_B20, GP_B23 • GP_C[23:22] • GP_D[4:0] • GP_E[8:0], GP_E[16:13] GND QQAAGR OS INT EKL J6413 1.8G/1.5M B1 QWVS BGA M/B ID 01001-02010300 s_bga_1493p_1378x945_h63 MBTD MBID GSPI/TSPI Disable Guidelines: SIO_SPI[2:0] PSE_SPI[3:0] R1.00 GSPI/TSPI signals are multiplexed with GPIOs and default to GPIO functionality. If GSPI/TSPI interface is not used, the signals can be used as GPIOs instead. If the GPIO functionality is also not used, the signals can be left as no-connect. Usage: TOP SWAP OVERRIDE Usage: Reserved +3P3V SB +3P3V = NORMAL OPERATION (Default) HR54 1 20KOhm 2 1% NO IPU/IPD HR55 1 20KOhm 2 1% HR56 1 4.7KOhm2 1% /X HR57 1 4.7KOhm2 1% HR58 1 4.7KOhm2 1% X HR60 1 20KOhm2 1% HR59 1 4.7KOhm2 1% The pull-up rail will be V1P8A or V3P3A, depoin what I/O voltage the GPIO is configured to. EPU 20K at SPI FLASH side GND GND (CRB only) Usage: Reserved Usage: Reserved Usage: Reserved NORMAL OPERATION (Default) - PESERVED = NORMAL OPERATION (Default) +3P3V SB +3P3V SB HR61 1 20KOhm 2 1% NO IPU/IPD = 1.8V NORMAL OPERATION IPD 20K HR63 1 20KOhm 2 1% O+1P8V_SB HR62 1 20KOhm 2 1% /X HR64 1 4.7KOhm2 1% HR67 1 20KOhm 2 1% HR65 1 4.7KOhm2 1% HR66 1 4.7KOhm2 1% EPU 20K at SPI FLASH side EPU 20K at SPI FLASH side STRAP (CRB only) Usage: Reserved Usage: Reserved +3P3V_SB = 3.3V for THC_SPI X HR68 1 20KOhm 2 1% O+3P3 NO IPU/IPD HR69 1 20KOhm 2 1% NO IPU/IPD HR70 1 20KOhm 2 1% O+1P8V SB FSPI IO3 R HR71 1 4.7KOhm2 1% HR72 1 4.7KOhm2 1% EPU 20K at SPI FLASH side Title: CPU ESPI/FSPI Engineer: Shawn Yu ASUSTek COMPUTER INC Size

R1.01


MIX-EHLD1









Title: CPU HDA/I2S/SD_SDIO Engineer: Shawn Yu ASUSTek COMPUTER INC Size R1.01 MIX-EHLD1


































Size


MIX-EHLD1


R1.01







20/F3.3V 20/F3.2V 20/F3.2V 20/F3.2V 20/F3.3V 20/F3.2V 20/F3.2V 20/F3.2V 20/F3.2V 20/F3.2V 20/F3.2V 20/









Engineer: Shawn Yu

ASUSTek COMPUTER INC


MIX-EHLD1


Size

1 cap per DIMM. Place close to DIMM

1. Total quantity is referring to 2 channels.

2x 2.2µF (0402)






1. Total quantity is referring to 2 channels.


VDDSPD


1 cap per DIMM. Place close to DIMM


2x 2.2µF (0402)


Engineer: Shawn Yu ASUSTek COMPUTER INC Size MIX-EHLD1




























Socket 2 Module Configuration Table


Mo	dule Configu	ration Decode			
CONFIG_0 (Pin 21)	CONFIG_1 CONFIG_2 CONFIG_3 Module Type and (Pin 69) (Pin 75 (Pin 1) Main Host Interface 1		Port Configuration ²		
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A
0	0	1	0	WWAN - PCIe	0
0	1	1	0	WWAN - PCIe	1
0	0	0	1	WWAN - USB 3.0	0
0	1	0	1	WWAN - USB 3.0	1
0	0	1	1	WWAN - USB 3.0	2
0	1	1	1	WWAN - USB 3.0	3
1	0	0	0	WWAN - SSIC	0
1	1	0	0	WWAN - SSIC	1
1	0	1	0	WWAN - SSIC	2
1	1	1	0	WWAN - SSIC	3
1	0	0	1	WWAN - PCIe	2
1	1	0	1	WWAN - PCIe	3
1	0	1	1	RFU	N/A
1	1	1	1	No Module Present	N/A


USB 2.0 supported on all WWAN configurations (HSIC supported on WWAN configuration Applicable to WWAN only





























Title: LAN2 RJ45 CON Engineer: Shawn Yu ASUSTek COMPUTER INC. Size Project Name MIX-EHLD1



































FAN DRIVER for SUPPORT DC/PWM MODE





NCT3949S MODE	
NC (Floating)	Auto-detection Mode
Pull-up 3.3V	
Pull-down GND	DC Mode
IPU/IPD	Internal pull-up to 1.65V (typ.)

	Title: FAN HD
ASUS	STek COMPUTER INC. Engineer: Shawn Yu
Size	e Project Name Rev
A3	MIX-EHLD1 R1.0
Date:	Thursday, July 15, 2021 Sheet 59 of 90
	1










DBG1_P12

12 SIDE1

GND

WTOB_CON_12P 12G170010123 WtoB CON 12P,1.0mm,SGNSMT


PSE DEBUG HEADER



DBR9 1 QOhm 2

GND

	Title :	DEBUG	POI	RT	
k COMPUTER INC.	Engineer:	Shawn	Yu		
Project Name					Rev
MIX-EHLD1					R1.01
ursday, July 15, 2021	Sheet	63	of	90	
	Project Name MIX-EHLE	Project Name MIX-EHLD1	R COMPUTER INC. Engineer: Shawn Project Name MIX-EHLD1	R COMPUTER INC. Engineer: Shawn Yu Project Name MIX-EHLD1	Project Name MIX-EHLD1




ASUSTIC COMPUTER NC. Engineer: Shawn Yu


Size Project Name


MIX-EHLD1

Date: Thursdee, July 15, 2021 Sheet 64 of 80




















DC PWR INPUT





PWRGD +12V_VIN



















PWR +VCCIN_AUX































PCB & SCREW HOLE & LOGO
















H2 MBS_HOLE_160_T_UR_LF3


Fiducial Mask (光學點)


光學點需要 6~10 顆, LayoutRD會依空間大小及版本需求 擺放所需的光學點 所以兩種光學點都需畫入線路中,

最後再做刪除









H3 MBS_HOLE_160_T_NR_LF3

ASUSTEK COMPUTER INC. Engineer: Shawn Yu

Size Project Name Rev
MIX-EHLD1
Date: Thursday, July 15, 2021 Sheet 89 of 90

Revision History

R1.00 (First Release)

```
R1.01 Change List, Date: 2021/07/15
01. Page21: Add HR231, +1P8V_CLKLDO_SOC connected to +1P8V_SB. To fix no clock issue.
02. Page73: PR26—NI, PR27—I, +1P8V_SB enable signal change to SLP_SUS#. To fix +1P8V_SB power sequence issue.
03. Page73: Add PR233, PWRGD_+1P8V_SB pull-high change to PVCC. To fix PWRGD_+1P8V_SB issue.
04. Page 76: PR64 from 220ohm change to Oohm. To fix SVID_ALERT# signal level lead to the system can't boot issue.
05. Page56: Add O2R67, O2R68, O2Q3, RSVD SLP_S3# to control PSON#.
06. Page 57: RSVD 02R66 pull-high to +3P3V for Big-Code PLAT HW strap.
07. Page57: AT_ATX_SEL strap default change to ATX mode.
08. Page64: ATX_AT1 jumper default change to ATX mode.
09. Page79: PR154-NI, PR156-I, PC110-I. To fix VCCIO power up delay @ S3 \rightarrow S0 (EN > 3V3) issue.
10. Page 79: RSVD PR234 connected to +3P3V_SB & modify PR159 connection to verify S3 \rightarrow S0 (EN > 3V3) issue. 11. Page 30: f/w update to 2021042201.bin. To fix LVDS S3 resume no display issue.
12. Page30: LVR3 = 0ohm for ES sample, LVR3 = 10K for MP sample.
13. Page 30: RSVD LVR57 pull-high to +3P3V SB to verify RST# timing
14. Page31: eDP/LVDS jumper change to BKL_DWR1=5V(2-3), PNL_PWR1=3.3V(2-3), CTL_SEL1=DC(1-2).

15. Page81: The DDR_VTT_CTRL level shifter solution change to BJT+NMOS to fix VTT power lekage issue.
16. Page17: X1 38P4M1 CL 15PF → 10PF
17. Page30: X3_27M1 CL 20PF → 8.2PF
18. Page45: X4_25M1 CL 10PF → 12PF
19. Page47: X5_25M2 CL 10PF → 12PF
20. Page23: Add HR232 Oohm & HR233 100Kohm, to follow the ww06'21 update and PDG2.0 recommended.
21. Page73: Removed +1P8V_ADC power, following PDG2.0
22. Page21: HR164 change to Oohm, default = I, following CRB Fab.C
23. Page61: Add RI# to WAKE# isolation for wake on lan issue.
24. Page78: VCCIN_AUX_VID0/1 pull-high PR118, PR119 from 8.2K change to 100K, following PDG2.0.
25. Page34: HDMI level shifter solution change to TDP158 co-lay SN75DP159.
26. Page35: HDMI CLK add HDC24 0.5PF/50V for EMI.
27. Page53: Audio AMP. solution form EUA2012AJIR1 change to EUA2075JIR1
28. Page64: Add SYS_RESET# debounce circuit for reset glitch lead to system hang issue.
29. Page64: AT/ATX circuit follow IPC standard design.
30. Page14: Del LVDS PWM signal
31. Page56: FAN control signal from SYSFAN change to CPUFAN
32. Page 56: LVDS PWM control signal from SOC change to SIO SYSFAN OUT
33. Page85: +1P8V_AGSH discharge PR211, PQ23 change to NI
34. Page62: SPI disabled Quad I/O, SPU2, SPR7, SPR8, SPR10, SPC4 change to NI.
35. Page62: SPI FLASH use common part WSON-8 package.
36. Page 71: Change +12V VIN PWRGD solution for AC off ring issue. (Optional)
37. Page72: Add RES divider for P_EN_+5V_SB
38. Page66: DPWROK SQU2 VCC change to +12V_VIN for power loss sequence tPCH14
39. Page66: RSMRST# RMU3 VCC change to +12V VIN for power loss sequence tPCH12, and add DPWROK drop control circuit.
40. Page72: PU6 part change to 06018-02610100
41. Page31: Add LVD1 for LVDS/eDP VDDEN isolation
42. Page12: M/B ID change to 0 0 1 (R1.01)
```

