


Project Name : COM-TGUC6 Project Number: E191211

Version: A0.2_0_0

COM-TGUC6 Block Diagram



Page	Index
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDI
6	SoC DDR4
7	SoC SPI/LPC/SMBus
8	SoC HDA/SD
9	SoC PCIe/SATA/USB
10	SoC PCIE_CLK/ RTC
11	SoC CNVi
12	SoC System
13	SoC Strap
14	SoC Power
15	PCH Power
16	SoC GND
17	TYPE6 RAW A/B
18	DDR4 -1
19	DDR4 -2
20	LAN-1225
21	EC-IT8528
22	DSW_PWROK/RSMEST#
23	BIOS-SPI Con/ SW/ LPC
24	EDP/ LVDS
25	DDI/ VGA
26	TPM
27	eSPI to LPC
28	V5A_Dual/ Discharge/ LED
29	PWR_+V5S/ +V3P3A/+V3P3S
30	PWR_+VDDQ_MEM/+VTT/_VPP
31	PWR_IMVP9 Controller
32	PWR_+VCCIN
33	PWR_+VCCIN_AUX/+V1P8A
34	PWR_+V1P05_VNN/+V1P05_VEXT
35	PWR_+VCCST_CPU/+VCCSTG_CPU
36	Revision History
L	

SoC GPIO Pins:

Name	Power Well	Default	GPIO Function	Location
GPP_A14/USB_OC1#/DDSP_HPD3/I2S3_RXD/DISP_MISC3/DMIC_CLK_B1	+V3P3S	PD	DDI3_HPD	DH52
GPP_A15/USB_OC2#/DDSP_HPD4/DISP_MISC4/I2S4_SCLK	+V3P3S	PD	DDI4_HPD	DK45
GPP_E4/DEVSLP0	+V3P3A	PU	USB2_OC2#	DG8
GPP_E5/DEVSLP1	+V3P3A	PU	USB2_OC1#	DN6
GPP_E3/CPU_GP0	+V3P3A	PU	SMI#	DU5
GPP_E7/CPU GP1	+V3P3A	PU	SCI#	DF8
GPP_T2	+V3P3A	PD	BOARD_ID1	DT35
GPP_T3	+V3P3A	PD	BOARD_ID0	DN33
GPP_U4	+V3P3A	PD	BOARD_ID3	DG19
GPP_U5	+V3P3A	PD	BOARD_ID2	DG17
GPP_B23/SML1ALERT#/PCHHOT#/GSPI1_CS1#	+V3P3A	PU	ESPI_ALT#	CY50
GPP_H19/TIME_SYNC0	+V3P3S	PU	EC_KBRST#	DJ27

EC GPIO Pins:

Name	Power Well	Default	GPIO Function	Location	Note
KSI1/AFD#	+V3P3A	Input	I_RSMRST	J13	
RING#/PWRFAIL#/CK32KOUT/LPCRST#/GPB7	+V3P3A	Output	O_RSMRST	A1	When J13 active HIGH, then PU A1 after 10ms
KSO5/PD5	+V3P3A	Output	ESPI_EN#	J8	PU to Enable COM eSPI out
L80HLAT/BAO/WUI24/GPE0	+V3P3A	Input	GPI0	N2	
EGAD/WUI25/GPE1	+V3P3A	Input	GPI1	A13	
EGCS#/WUI26/GPE2	+V3P3A	Input	GPI2	A12	
EGCLK/WUI27/GPE3	+V3P3A	Input	GPI3	B12	
HSCE#/GPH3/ID3	+V3P3A	Output	GPO0	A9	
HSCK/GPH4/ID4	+V3P3A	Output	GPO1	B8	
HMISO/GPH5/ID5	+V3P3A	Output	GPO2	A8	
HMOSI/GPH6/ID6	+\/3P3∆	Output	GPO3	B7	

SMBus/I2C Addresses:

Device	address
1219	0XC8
PTN3460BS/F6	0C0h

PCB Footprints

MOSFET BJT



PCB STACK:
Board: FR4
Impedence: 50ohm +/-10%
Thickness: 2.0mm +-10%



Layer 4 : GND (GND2) Layer 5 : Signal (IN2)

Layer 6 : POWER (VCC)

Layer 7 : POWER (VCC)

Layer 8 : Signal (IN3)

Layer 9 : GND (GND3)

Layer 10 : Signal (IN4) Layer 11 : GND (GND4)

Layer 12 : Signal (IN5)

Layer 13 : GND (GND5)

Layer 14 : Solder (Bottom)


<Variant Name>




AA	EON Technology INC.	
Title		
	System Setting	
Size	Document Number	Rev
/	COM-TGUC6	A0.2 0


Date: Monday, November 23, 2020

Power Delivery












AAEON Technology MC.
SoC DDI


AA TAUS Company

AND TOUR COMMITTEE AD A D. 2 0 0











Flex HSIO Lane	0	1	2	3	4	5	6	7	8	9	10	11
HSIO Type and Lane	USB 3.2 Gen 1x1/2x1 #1	USB 3.2 Gen 1x1/2x1 #2	USB 3.2 Gen 1x1/2x1 #3	USB 3.2 Gen 1x1/2x1 #4	PCIe* #5	PCIe* #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12
	PCIe*	PCIe*	PCIe*	PCIe*							SA	SATA
	#1	#2	#3	#4			GbE	GbE	GbE		SATA 0	TA 1




CLKOUT_PCIE_P /N [6:4, 2:1] = Support up to PCIe Gen3 CLKOUT PCIE P /N [3, 0] = Support up to PCIe Gen4

XTAL 32.768KHz



20200911, A02, Change P/N of Y1 from 1231327631 to 1231327632 by test result.

XTAL 38.4MHz





20200911. A02.

1. Change P/N of Y2 from 1231038450 to 1231038451 by

2. Change value of C18/C19 from 15pF to 10pF by test result.

PCIE CLKREQ#2 PCIE CLKREQ#4 PCIF CLKREO# PCIE CLKREQ#6 **+VCC RTC**






RTC RESET


Status of CLR_CMOS at G3/S5/S0						
CLR_CMOS	RTCRST#	SRTCRST				
HIGH (SW"SHORT")	RESET	RESET				
LOW (SW"OPEN")	Normal Operation	Normal Operation				


<Variant Name>





	AAI	EON Technology INC.	
	Title		
		SoC PCIE_CLK/ RTC	
	Size	Document Number	Rev
19	A3	COM-TGUC6	A0.2_0

























A0.2_0_0





DSW_PWROK Control





Table 2.

Table 2.					
Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
SUPPLY					
Vcc Operating Voltage Range	2.25		3.6	V	
VIN Operating Voltage Range	0		22	V	
Supply Current		10	15	μΑ	
VIN Rising Threshold, VTH_RISING	0.56	0.6	0.64	V	$V_{CC} = 3.3 \text{ V}$
VIN Falling Threshold, VTH_FALLING	0.545	0.585	0.625	V	$V_{cc} = 3.3 \text{ V}$
V _{IN} Hysteresis		15		mV	


RSMRST# Control





<Variant Name>



AAI	EON Technology INC.					
Title						
	RSMEST# Control					
Size	Document Number			Rev		
В	COM-TGUC6			A	0.2_0	_0
Date:	Monday, November 23, 2020	Sheet	22	of	36	
	Title Size	Size B COM-TGUC6	Title RSMEST# Control Size Document Number B COM-TGUC6	Title RSMEST# Control Size Document Number COM-TGUC6	Title	Title










20201105, A02, Remove JLPC1 circuit (80 port conn.) for the PCB spacing of EEPROM of Intel 1225.


AAEON Technology INC.


| FAN/BIOS/LPC | See | Document Number | COM-TGUCS | See | Se
































COM-TGUC6 Revision History COM-TGUC6 A0.2_0_0 PCB: 1907TGLU01 BOM: 9697TGLU01 Date: 2020/11/19

Revision History

Page 1

$\overline{}$								
Item	Page#	Tîtle	Date	Request Owner	Issue Description	Solution Description	Rev.	Bug ID
1	5	DDI AUX SW	09/24	HW	Downsize Swith IC for Saving PCB space	Change P/N of U3 from 145S312500 to 1420USB300.	A02	
2	6	PWR sequence	09/21	HW	Mismatch PWR sequence	Due to cap. of IC, change value of R41 from 100k to 1k to meet power sequence.	A02	
3	7	1.No use fucntion 2.Hang code 5D in AT mode	09/22	HW	The eSPI ALERT# is including in eSPI IO pin and CPU don't have eSPI ALERT# pin. AT ON/OFF test issue (hang 5d),	Remove BDG_ESPI_ALT_3P3# level-shift (R107, Q6, R106). The eSPI_IOT presents the ALERT# state while the eSPI bus is idle by datasheet. And resolve AT problem.	A02	
4	7	Change to SPI TPM	09/30	HW	Change TPM IC from LPC to SPI, cuz Tiger Lake don't support LPC TPM. Adjust SPI circuit for supporting two SPI device.	Add SPI0_TPM_CS2#. Change serie R568 / R569 / R570 to 5.1ohm for SPI0_CLK / SPI0_SO / SPI0_SI.	A02	
5	7	Change Level-shifter	09/21	HW	CUZ the VIH (1.05V) of NMOS is too margin, change IC to aviod it.	Change U8 level shifter to 145901G070.	A02	
6	7	LAN I2C	11/06	HW	Change R value for Intel I225.	Change R46 / R47 from 1k to 499 to meet I225 checklist.	A02	
7	8	Debug	07/17	HW	Reserve UART test point for Debugging BIOS.	Add TP30~TP33 for BIOS request.	A02	
8	8	Save PCB space	11/05	HW	Remove parts to save PCB space	The nets of CPU1.DJ29 & CPU1.DJ31 (I2C fuction for 80 port) for the PCB spacing of EEPROM of Intel I225.	A02	
9	9	USB OC# pin	09/24	HW	Change design for USB OC# pin for multi-OC# pin.	Add D17~D20 & change OC NETdesign for USB OC PIN OUT issue	A02	
10	9	Change placemen	t 11/06	HW	I225 checklist mentioned TX cap need to close to CPU.	Change C11/C12 placement for I225.	A02	
11	10	Change XTAL	0911	HW	After vendor mesurement result, change X'TAL & csp,	Change P/N of Y1 from 1231327631 to 1231327632 by test result. Change P/N of Y2 from 1231038450 to 1231038451 by test result. Change value of C18/C19 from 15pF to 10pF by test result.	A02	
12	12	LAN Wake pin	1106	HW	Pull up 10kohm based on I225 CRB.	Mount R162 for I225.	A02	
13	17	SPI serie R	1105	HW	Adjust SPI circuit for supporting two SPI device.	Due to PCB space, change R231/R236/R233 from 33 to 51ohm. Otherwise,	A02	
14	31	Vhoot	1119	HW	Choose correct Vboot value	Intel PDG suggest 56ohm. Change PR66 to 26.1k ohm for Vboot =0V.	A02	
15	20	LAN 1225	1106	HW	Due to PM modifying spec. change LAN form I219 to I225.	Add U29 w/ Peripheral Circuitry. ADD Q20 CIRCUIT FOR	A02	
						LAN LED LEAKAGE ISSUE		
16	21	Multi-change for saving PCB space	1111	HW	Change parts to save PCB space for I225.	Change AT/ATX SW to R603 & R604. Remove C10 & O9 & R381 & R382 & JECSPI1. Change U12 to small package. PN:145901G070 Change R341 & R364 to 0201 package.	A02	
17	23	1.SPI serie R 2.Spacing PCB space	1105	HW	Adjust SPI circuit for supporting two SPI device. Modily parts to save PCB space.	Add R564-R566 and choose 560hm for 2 SPI device. Change R400-R404 and R405-R407 to 0ohm refering to PICO-TGU & PDG. Z. Remove JLPC1 circuit (80 port conn.) for the PCB spacing of EEPROM of Intel 1225.	A02	
18	24	LVDS CTRL Signals	0922	HW	Modify the circuit of LVOS back light control and EDP_VDD_EN for eDP and LVOS.	1. add RS48 and consect the rest of EDP_BILT_CTRL to USR 12 for USR back light control. 2. Change USS from 142, VaSST 1 to 1420USSS00 for 16 downstration, On Section 142, VaSST 1 to 1420USSS00 for 16 downstration, On EDP_BILT_CTRL and EDP_VDD_END PSR EDP_BILT_CTRL and EDP_VDD_END PSR EDP_BILT_CTRL and CONTROL EDP_VDD_END PSR EDP_BILT_CTRL and CONTROL EDP_VDD_END PSR EDP_BILT_CTRL and EDP	A02	
19	25	XTAL modification	1007	HW	After vendor mesurement result, change cap and add R,	Change value of C327/C326 from 20pF to 12pF and add R571 for FAE suggestion. After confirm with Jake, change R571 from 1.8k ohm(0402) to R54 1k (0201). (C0201).	A02	
20	26	SPI TPM	1105	HW	Change TPM IC from LPC to SPI, cuz Tiger Lake don't support LPC TPM.	change TPM U21 From SLB9665T to NPCT750 for TGL doesn't support LPC TPM.	A02	
21	27	ECE1200	1105	HW	Debug eSPI to LPC IC and add solution.	Connecting BDG_SUSWARN# and BDG_SUSACK# with R497 for boot up is use by FAE request with R497 for boot up is use by FAE request. HE ALERIES state while the eSP but up is a did. Remove R487 which connect to LIPC1 or the PCB spacing of EEPROM of Intel IZES.	A02	
22	28	PWR	0904	HW	Derating issue and PWR sequence solution.	Change value of C357 from 47uF/6.3V to 22uF/10V for Derating issue. ADD V5ALW_PG AND R550 FOR RSMRST# POWER OFF TIMING ISSUE.	A02	
23	29	PWR	0901	HW	Adjust OCP value.	Change PR4 form 16.9K to 21K (1050521024) for adjusting OCP.	A02	
24	28	PWR	0904	HW	PWR sequence solution for RSMRST# POWER OFF.	ADD U26 REMOVE PR16 FOR RSMRST# POWER OFF TIMING ISSUE.	A02	
25	29 & 30 & 33	Shor pad	0904	HW	Remove short pad for PE suggestion.	Remove PJP1 / PJP2 / PJP3 / PJP4 / PJP5 and modify to short for DFM request.	A02	
26	31	PWR	0901	HW	Adjust OTP value.	Change PR86 from 15K to 12.4K (1050512424) for adjusting OTP.	A02	
27	32	PWR	0901	HW	Add caps after fine tuning output ripple.	Add PC157~159 for output ripple. Add PC160~162 for output ripple.	A02	
28	33	PWR	0901	HW	Change R after fine tuning loadline and OCP value.	Z. Add TV-10V-10c for duptin ripple. 1. Change PR120 from 21k to 10K (1050510024) for loadline. 2. Change PR121 from 14 dohm to 6.8K (105A506829) for CCP. 3. Change PC112 and PC113 from 22u to 47uF (11EA647030) for output ripple. 4. Reserve PC109 for output ripple.	A02	
29	34	PWR	0901	HW	Add caps after fine tuning output ripple.			
30	35	Sighting report #632245	0901	HW	Due to improper initialization of logic on the VCCST power domain in the Tiger Lake-UP3, the system may fail to exit S3.	Add PR6 & PR155 for Workaround.	A02	

