


PICO-APL1 Rev.A0.1_0_0


Apollo Lake SoC Platform Cross Compatibility



1 Cover Sheet 2 System Settings 3 Power Tree 4 Power Sequence 5 SOC_DDR 6 SOC_DISPLAY 7 SOC_SATA_PCIE_USB 8 SOC_LPC_SPI_EMMC_SD 9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER II 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +5VA 31 POWER SEQUENCE LOGIC 32 Revision History	Page	Index
3 Power Tree 4 Power Sequence 5 SOC_DDR 6 SOC_DISPLAY 7 SOC_SATA_PCIE_USB 8 SOC_LPC_SPI_EMMC_SD 9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER II 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	1	Cover Sheet
4 Power Sequence 5 SOC_DDR 6 SOC_DDR 6 SOC_DISPLAY 7 SOC_SATA_PCIE_USB 8 SOC_LPC_SPI_EMMC_SD 9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_I 29 Power VR: +5VA 30 Power VR: +5VA 31 POWER SEQUENCE LOGIC	2	System Settings
5 SOC_DDR 6 SOC_DISPLAY 7 SOC_SATA_PCIE_USB 8 SOC_LPC_SPI_EMMC_SD 9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_I 29 Power VR: +5VA 30 POWER SEQUENCE LOGIC	3	Power Tree
6 SOC_DISPLAY 7 SOC_SATA_PCIE_USB 8 SOC_LPC_SPI_EMMC_SD 9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_I 29 Power VR: +5VA 30 POWER SEQUENCE LOGIC	4	Power Sequence
7 SOC_SATA_PCIE_USB 8 SOC_LPC_SPI_EMMC_SD 9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 POWER SEQUENCE LOGIC	5	SOC_DDR
8 SOC_LPC_SPI_EMMC_SD 9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 POWER SEQUENCE LOGIC	6	SOC_DISPLAY
9 SOC_SMBUS_GPIO 10 SOC_CLK_PCU_RTC 11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 POWER SEQUENCE LOGIC	7	SOC_SATA_PCIE_USB
10 SOC_CLK_PCU_RTC 11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +5VA 31 POWER SEQUENCE LOGIC	8	SOC_LPC_SPI_EMMC_SD
11 SOC_POWER I 12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	9	SOC_SMBUS_GPIO
12 SOC_POWER II 13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	10	SOC_CLK_PCU_RTC
13 SOC_GND 14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	11	SOC_POWER I
14 DDR3L SODIMM 15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	12	SOC_POWER II
15 Level Shift 16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	13	SOC_GND
16 HDMI 17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	14	DDR3L SODIMM
17 PTN3460 eDP to LVDS 18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	15	Level Shift
18 LAN_INTEL i211 19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +5VA	16	НОМІ
19 Super I/O F81801U-I 20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	17	PTN3460 eDP to LVDS
20 mini-Card/mSATA 21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	18	LAN_INTEL i211
21 USB 3.0/2.0 PORT 22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	19	Super I/O F81801U-I
22 Serial Port 1/2/SATA 23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	20	mini-Card/mSATA
23 HD AUDIO ALC892 24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR:+5VA 30 Power VR:+V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	21	USB 3.0/2.0 PORT
24 H/W Mon/ Debug /CMOS 25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR:+5VA 30 Power VR:+V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	22	Serial Port 1/2/SATA
25 Auto Power Button/Power in 26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	23	HD AUDIO ALC892
26 BIO/GPIO 27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR:+5VA 30 Power VR:+V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	24	H/W Mon/ Debug /CMOS
27 PMIC_TPS650941_I 28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	25	Auto Power Button/Power in
28 PMIC_TPS650941_II 29 Power VR: +5VA 30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	26	BIO/GPIO
29	27	PMIC_TPS650941_I
30 Power VR: +V3.3A.+V1.5S 31 POWER SEQUENCE LOGIC	28	PMIC_TPS650941_II
31 POWER SEQUENCE LOGIC	29	Power VR : +5VA
	30	Power VR : +V3.3A.+V1.5S
32 Revision History	31	POWER SEQUENCE LOGIC
	32	Revision History

Project Number : E16XXXX

Production Line: Sub.EPI.AA2M



SOC GPIO Pins:

Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PD/I	BOARDID BIT0
GPIO 1	1.8V	20K PD/I	BOARDID BIT1
GPIO 2	1.8V	20K PD/I	_
GPIO 3	1.8V	20K PD/I	
GPIO 4	1.8V	20K PD/I	LVDS RBIT0
GPIO 5	1.8V	20K PD/I	LVDS_RBIT1
GPIO 6	1.8V	20K PD/I	LVDS_RBIT2
GPIO 7	1.8V	20K PD/I	LVDS_RBIT3
GPIO 8	1.8V	20K PD/I	
GPIO 9	1.8V	20K PD/I	
GPIO 10	1.8V	20K PD/I	
GPIO 11	1.8V	20K PD/I	
GPIO 12	1.8V	20K PD/I	
GPIO 13	1.8V	20K PD/I	GPIO PME#
GPIO 14	1.8V	20K PD/I	WAKE R#
GPIO 15	1.8V	20K PD/I	EN USB
GPIO 16	1.8V	20K PD/I	LAN1 DISABLE#
GPIO 17	1.8V	20K PD/I	W DISABLE0#
GPIO 18	1.8V	20K PD/I	W DISABLE1#
GPIO 19	1.8V	20K PD/I	
GPIO 20	1.8V	20K PD/I	
GPIO 21	1.8V	20K PD/I	
GPIO 22	1.8V	20K PD/I	SATA GP[0]
GPIO 23	1.8V	20K PD/I	SATA GP[1]
GPIO 24	1.8V	20K PD/I	SATA DEVSLP[0]
GPIO_25	1.8V	20K PD/I	SATA DEVSLP[1]
GPIO 26	1.8V	20K PD/I/OP	SATA LED N
GPIO 27	1.8V	20K PD/I	
GPIO 28	1.8V	20K PD/I	
GPIO 29	1.8V	20K PD/I	
GPIO_30	1.8V	20K PD/I	
GPIO 31	1.8V	20K PD/I	
GPIO 32	1.8V	20K PD/I	
GPIO_33	1.8V	20K PD/I	PMIC_IRQ
GPIO 216	1.8V	20K PD/IO	
GPIO_217	1.8V	20K PD/IO	
GPIO_218	1.8V	20K PD/IO	
GPIO 219	1.8V	20K PD/IO/OP	

The Mapping	Table For S	Super I/O F8	31801U GPIOs :

Name	PIN No.	Power	Туре	Description & setting
GPIO[6]	42	+3.3V_ALW	I/OOD12t	
GPIO[12]	35	+3.3V	I/OOD12t	WDTRST#
GPIO[15]	36	+3.3V	I/OOD12,st,lv	None
GPIO[16]	37	+3.3V	I/OOD12,st,lv	
GPIO[20]	38	+3.3V	I/OOD12,st,lv	
GPIO[21]	39	+3.3V	I/OOD12t	
GPIO[22]	40	+3.3V	I/OOD12t	
GPIO[23]	41	+3.3V	I/OOD12t	
GPIO[30]	9	+3.3V	I/OOD12t	DCDB#
GPIO[31]	10	+3.3V	I/OOD12t	RIB#
GPIO[32]	11	+3.3V	I/OOD12t	CTSB#
GPIO[33]	13	+3.3V	I/OOD12t	DTRB#
GPIO[34]	14	+3.3V	I/OOD12t	RTSB#
GPIO[35]	15	+3.3V	I/OOD12t	DSRB#
GPIO[36]	16	+3.3V	I/OOD12t	TXB#
GPIO[37]	17	+3.3V	I/OOD12t	RXB#

I/OOD12st,Iv: Low level bi-directional pin with schmitt trigger, can select to OD or OUT by register, with 12 mA source-sink capability.

 $I/OOD12t: TTL\ level\ bi-directional\ pin,\ can\ select\ to\ OD\ or\ OUT\ by\ register,\ with\ 12\ mA\ source-sink\ capability$

F75111RG GPIO Pins:

Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VSB3V	Native	BOARDID BITO
GPIO11	5V	VSB3V	Native	ADM213_EN
GPIO12	5V	VSB3V	Native	81438 SD
GPIO13	5V	VSB3V	Native	
GPIO14	5V	VSB3V	Native	BOARDID BIT1
GPIO15	5V	VSB3V	Native	
GPIO16	5V	VSB3V	Native	
GPIO17	5V	VSB3V	Native	
GPIO20	5V	VSB3V	Native	SEL COM2 MD0
GPIO21	5V	VSB3V	Native	SEL COM2 MD1
GPIO22	5V	VSB3V	Native	COM2 SLEW
GPIO23	5V	VSB3V	Native	BIO-GPIO
GPIO24	5V	VSB3V	Native	DIO PO
GPIO25	5V	VSB3V	Native	DIO P1
GPIO26	5V	VSB3V	Native	DIO P2
GPIO27	5V	VSB3V	Native	DIO P3
GPIO30	5V	VSB3V	GPIO	LVDS EN
GPIO31	5V	VSB3V	GPIO	
GPIO32	5V	VSB3V	GPIO	
GPIO33	5V	VSB3V	GPIO	LVDS PD#

PCB Footprints






SMBus/I2C Addresses:

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
GPIO IC	6Eh
PTN3460 Slave	C0h


PCB STACK: Impedence 50ohm +/-15%. Layer 1: Component Layer 2: GND Layer 3: Signal Layer 4: GND Layer 5: Signal Layer 6: VCC Layer 7: Signal Layer 4: Signal Layer 9: GND Layer 10: Solder

MEAN	Title Syst	tem Settings			
HILUIT	Size B	Document Number PICOAPL1A01		Rev: A0.1	
an /isus assoc. co.	Date: Thur	sday, May 26, 2016	Sheet:	2 of	32



+V5A -> +V3.3A -> +VNN -> +VCC -> +V1P8A- > +V1P24A -> +V1P8U -> +VDDQ +V1.05S -> +VCC VCGI

	AAE	AN®	Title Pow	er Tree			
4		VII	Size Custom	Document Number PICOAPL1A01		Rev: A0.1	
	an /iSL	🔁 assoc. co.	Date: Thurs	sday, May 26, 2016	Sheet:	3 of	32
				1			



3.3V

3.3V

3.3V

1.8V


VDDQ


VDDQ/2


Rev: A0.1


Sheet: 4 of 32

an /SUS assoc. CO. Date: Thursday, May 26, 2016













Size Document Number Rev:
Custom PICOAPL1A01 Rev:
A0.1


An /SUS assoc. co.
Date: Thursday, May 26, 2016 Sheet: 8 of 32































HDMI



























LPC Debug Connector

9,14,17,26

CPU_TEMP


LPC_AD0 LPC_AD1 LPC_AD2 8,19,26 8,19,26 LPC FRAME# 8,19,26 10,17,18,19,20,26 BUF_PLT_RST# CLK_LPC_25M < 12P 710-H73-125WE1 SMB_DATA_3P3 SMB_CLK_3P3

Temperature Monitor(CPU, SYS)



Voltage Monitor(Vcore, Vmem)

PCH_PWROK _______R67_




8 pin: 1651900860 (TF)IC SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0 14S6206403 (TF)IC.64 Mbit SPI Flash.SOIC-8P 208mil.SMD.Winbond.W25Q64FVSSIG

SCK

SO.

VSS

ACA-SPI-004-K01




material

W25Q64FVSSIG


+12V Power Input **Front Panel** +V3.3S +<u>V1</u>2_EXT R2 100 R1 330 R12 330 **Power Button** CN14 CN3 X/CN1 +<u>V1</u>2_EX **1** • 4 GND_0 **Reset Button** GND_ C394 10uF 2P*1 DT-126VP-S2016002P 90D(M) 3P 655-125 90D(F) 5*2P 222-97-05GBE1 FP_BUZZER C388 0.1uF C393 10uF C387 0.01uF + C46 0.1uF


Auto Power Button





Mounting Holes / Non-PTH


















1.35V<EN<12V EN voltage should be lower than 12V









5 4 3 2

HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2016/3/20	A0.1	First Release.	1-31	Daniel	Chienkow

Size Document Number Rev: A0.1	AA FON®	itle Revisi	on History			
an /5U5 assoc. co. Date: Thursday, May 26, 2016 Sheet: 32 of 32		В	PICOAPL1A01			
	an /iSUS assoc. co.	ate: Thursda	ay, May 26, 2016	Sheet: ;	32 of 3	2

5 Sheet: 32 of 32