Project Name: COM-ICDB7
Project Number: E210809
Version: A0.3_0_0

System block diagram



Page	Index
1	Block Diagram
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDR4 CHAB
6	SoC DDR4 CHC
7	SoC Clock
8	SoC 10G/NCSI
9	SoC PCIe CPU GEN4
10	SoC PCIE/SATA/USB
11	SoC RSVD NCTF
12	SoC ESPI/SMBUS/MISC
13	SoC NCSI/SPI/RTC/PWR MGT
14	SoC PWR1
15	SoC PWR2
16	SoC PWR3
17	SoC VSS1
18	SoC VSS2
19	DDR4 CHA DIMM0
20	DDR4 CHA DIMM1
21	DDR4 CHB DIMM0
22	DDR4 CHB DIMM1
23	LAN i210
24	Row A/B
25	Row C/D
26	BIOS
27	EC - IT5571/WDT
28	PCIE GEN4 Clock Generator
29	TPM/LPC/H/W Monitor
30	+V5_DUAL
31	Boot Sequence
32	System Power
33	PWR +V5A/+V3P3A
34	PWR PVCCIN_CPU/P1V8_1
35	PWR PVCCIN_CPU/P1V8_2
36	PWR PVCCIN_CPU/P1V8_3
37	PWR PVCCIN_CPU/P1V8_4
38	PWR PVNN_NAC/ PVCCANA_CPU_1
39	PWR PVNN_NAC/ PVCCANA_CPU_2
40	PWR PVDDQ_ABC_CPU_1
41	PWR PVDDQ_ABC_CPU_2
42	PWR PVPP_CPU_ABC/PVTT_CPU_ABC
43	PWR PVNN_PCH/ P1V05_1
44	PWR PVNN_PCH/ P1V05_2
45	Revision History

<Core Design>

AAEON Technology INC.

Title: Block Diagram		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 1 of 45	

System Setting

PIN NO.	PIN Name	Multi-Func	Default	GPIO Function
M5	GPA0	PWM0	GPI	EC_AC_PRESENT
N5	GPA1	PWM1	GPI	EC_PROC_PWRGD
M6	GPA2	PWM2	GPI	SUS_PWR_ACK
N6	GPA3	PWM3	GPI	FAN_PWM
K6	GPA4	PWM4	GPI	EC_LPC_PME#
J6	GPA5	PWM5	GPI	MOD_SPI_CSEN0#
M7	GPA6	PWM6/SSCK	GPI	10G_CAP01
K7	GPA7	PWM7/RIG1#	GPI	CAR_SPI_CSEN0#
A4	GPB0	RXD/SIN0	GPI	SRXD1X
A3	GPB1	TXD/SOUT0	GPI	STXD1X
D2	GPB2	CTX0	GPI	EC_SLEEP#
B4	GPB3	SMCLK0	GPI	CB_THRM#
A2	GPB4	SMDAT0	GPI	EC_CPU_RST#
F1	GPB5	GA20	GPO	10G_PHY_01_RST_EC
H4	GPB6	KBRST#	KBRST	CB_WDT
A1	GPB7	RING#/PWRFIL /LPCRST#	GPI	EC_LID#
D1	GPC0	CRX0	GPI	CB_BATLOW#
B3	GPC1	SMCLK1	GPI	EC_CLK_3P3
B2	GPC2	SMDAT1	GPI	EC_DATA_3P3
K13	GPC3	KSO16/SMOSI	GPI	EC_CPU_THRMTRIP
C2	GPC4	TMRI0/WUI2	GPI	BIOS_DIS0#
J10	GPC5	KSO17/SMISO	GPI	10G_CAP23
E1	GPC6	TMR1/WUI3	GPI	BIOS_DIS1#
M2	GPC7	PWUREQ#	GPI	EC_PWRBTN#
E6	GPG0	SSCE1#/TM	GPI	
A5	GPG1	DTR1#/ID7	GPI	SYS_RESET#
E7	GPG2	SSCE0#	GPI	
D6	GPG6	DSR0#	GPI	

PIN NO.	PIN Name	Multi-Func	Default	GPIO Function
N1	GPD0	RI1#/WUI0	GPI	SLP_S3#
N3	GPD1	RI2#/WUI1	GPI	SLP_S4#
M4	GPD2	LPCRST#/WUI4	LPCRST#	BUF_PLT_RST#
N4	GPD3	ECSCI#	GPI	EC_SCI#
L2	GPD4	ECSMI#	GPI	EC_SMI#
N7	GPD5	GINT/CTS0#	GPI	EC_KBRST#
M11	GPD6	TACH0	GPI	EC_CPUFAN_TACH
M12	GPD7	TACH1	GPI	SLP_LAN#_EC
N2	GPE0	L80HLAT/WUI24	GPI	GPO0
A13	GPE1	EGAD	GPI	GPO1
A12	GPE2	EGCS#	GPI	GPO2
B12	GPE3	EGCLK	GPI	GPO3
E2	GPE4	PWRSW	GPI	FPANSWH#
N8	GPE5	WUI5/RTS1#	GPI	EC_PROCHOT
M1	GPE6	LPCRD#/WUI6	GPI	EC_NMI#
M3	GPE7	L80LLAT/WUI7	GPI	PS_ON#
A11	GPF0	PS2CLK0/TMB0	GPI	GPI0
B11	GPF1	PS2DAT0TMB1	GPI	GPI1
A10	GPF2	PS2CLK1/DTR0#	GPI	SUSACK#
B10	GPF3	PS2DAT1/RTS0#	GPI	Remove EC_A20GATE
D9	GPF4	PS2CLK2/WUI20	GPI	GPI2
B9	GPF5	PS2DAT2/WUI21	GPI	GPI3
B1	GPF6	SMCLK2/WUI22	GPI	PECI_EC
C1	GPF7	SMDAT2/WUI23	GPI	RSMRST_PWRGD#

PIN NO.	PIN Name	Multi-Func	Default	GPIO Function
D8	GPH0	CLKRUN#/ID0	GPI/ID0	EC_RSMRST#
E8	GPH1	CRX1/SIN1/SUI17	GPI/ID1	SRXD2X
D7	GPH2	CTX1/SOUT1/WUI19	GPI/ID2	STXD2X
A9	GPH3	ID3	GPI/ID3	PCH_PWROK
B8	GPH4	ID4	GPI/ID4	PWRGD_PS
A8	GPH5	ID5	GPI/ID5	EC_DPWROK
B7	GPH6	ID6	GPI/ID6	SYS_PWROK
G10	GPI0	ADC0	GPI ONLY	TH1_CPU
G13	GPI1	ADC1	GPI ONLY	TH2_COM
G12	GPI2	ADC2	GPI ONLY	VIN_SEN
F9	GPI3	ADC3	GPI ONLY	V5ALW_SEN
F13	GPI4	ADC4/WUI28	GPI ONLY	VDDR4_SEN
F10	GPI5	ADC5/DCD1#	GPI ONLY	
F12	GPI6	ADC6/DSR1#	GPI ONLY	VCORE_SEN
E13	GPI7	ADC7/CTS1#	GPI ONLY	VGT_SEN
E12	GPJ0	DAC0	GPI	SLP_SUS#
D13	GPJ1	DAC1	GPI	AutoBtn#
D12	GPJ2	DAC2	GPI	CB_SLP_S3#
C13	GPJ3	DAC3	GPI	CB_SLP_S4#
B13	GPJ4	DAC4/DCD0#	GPI	10G_PHY_23_RST_EC
C12	GPJ5	DAC5/RIG0#	GPI	GP_WAKE#

PCH GPIO Pins :

Group	Name	Power Well	Default	GPIO Function
Group A	GPP_A0			
	GPP_A1			
	GPP_A2			
	GPP_A3			
	GPP_A4			
	GPP_A5			
	GPP_A6			
	GPP_A7			
	GPP_A8			
	GPP_A9			
	GPP_A10			
	GPP_A11			
	GPP_A12			
	GPP_A13			
	GPP_A14			
	GPP_A15			
	GPP_A16			
	GPP_A17~A23			
Group B	GPP_B0			
	GPP_B1			
	GPP_B2			
	GPP_B3			
	GPP_B4			
	GPP_B5			
	GPP_B6~10			
	GPP_B11			
	GPP_B12			
	GPP_B13			
	GPP_B14			
	GPP_B15~22			
	GPP_B23			
Group C	GPP_C0			
	GPP_C1			
	GPP_C2			
	GPP_C3			
	GPP_C4			
	GPP_C5			
	GPP_C6			
	GPP_C7			
	GPP_C8~23			

PCH GPIO Pins :

Group	Name	Power Well	Default	GPIO Function
	GPP_D0~8			
	GPP_D9			
	GPP_D10			
	GPP_D11			
	GPP_D12			
	GPP_D13~16			
	GPP_D17~D23			
	GPP_E0~3			
	GPP_E4			
	GPP_E5			
	GPP_E6~7			
	GPP_E8			
	GPP_E9			
	GPP_E10			
	GPP_E11			
	GPP_E12			
	GPP_F0~14			
	GPP_F15			
	GPP_F16			
	GPP_F17			
	GPP_F18			
	GPP_F19			
	GPP_F20			
	GPP_F21			
	GPP_F22~23			
Group G	GPP_G0~23			
Group H	GPP_H0~23			
Group I	GPP_I0			
	GPP_I1			
	GPP_I2			
	GPP_I3			
	GPP_I4			
	GPP_I5			
	GPP_I6			
	GPP_I7			
	GPP_I8			
	GPP_I9			
	GPP_I10			

<Core Design>

AAEON An ASUS Company

AAEON Technology INC.

Title: System Setting

Size: C | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 2 of 45

Power Delivery



AAEON Technology INC.			
Title: Power Delivery			
Size: C	Document Number: COM-ICDB7		Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 3 of 45		

Power Sequence



Title	Power Swquence
Size	Custom
Document Number	COM-ICDB7
Rev	A0.3_0_0
Date:	Tuesday, February 15, 2022
Sheet	4 of 45

AAEON Technology INC.

An ASUS Company

SoC DDR4 CHAB

Channel A

[19,20] M_A_DQ[63:0]

CAD NOTE:
Single-end: 40 Ω

U14C

ICX_D_LCC_EXT

M_A_DQ63 CT84
M_A_DQ62 CT87
M_A_DQ61 CV79
M_A_DQ60 CW81
M_A_DQ59 CR83
M_A_DQ58 CR86
M_A_DQ57 CR81
M_A_DQ56 CT79
M_A_DQ55 DC77
M_A_DQ54 DF77
M_A_DQ53 DC73
M_A_DQ52 DF73
M_A_DQ51 DA79
M_A_DQ50 DC79
M_A_DQ49 DD74
M_A_DQ48 DG74
M_A_DQ47 DD70
M_A_DQ46 DG70
M_A_DQ45 DD66
M_A_DQ44 DG66
M_A_DQ43 DC71
M_A_DQ42 DF71
M_A_DQ41 DC67
M_A_DQ40 DF67
M_A_DQ39 DC63
M_A_DQ38 DF63
M_A_DQ37 DC59
M_A_DQ36 DF59
M_A_DQ35 DD64
M_A_DQ34 DG64
M_A_DQ33 DD60
M_A_DQ32 DG60
M_A_DQ31 DC23
M_A_DQ30 DF23
M_A_DQ29 DC19
M_A_DQ28 DF19
M_A_DQ27 DD24
M_A_DQ26 DG24
M_A_DQ25 DD20
M_A_DQ24 DG20
M_A_DQ23 DD16
M_A_DQ22 DG16
M_A_DQ21 DD12
M_A_DQ20 DG12
M_A_DQ19 DC17
M_A_DQ18 DF17
M_A_DQ17 DC13
M_A_DQ16 DF13
M_A_DQ15 DC9
M_A_DQ14 CY10
M_A_DQ13 CW5
M_A_DQ12 CT8
M_A_DQ11 DD10
M_A_DQ10 CY12
M_A_DQ9 CW7
M_A_DQ8 CV8
M_A_DQ7 CT1
M_A_DQ6 CT3
M_A_DQ5 CM1
M_A_DQ4 CM3
M_A_DQ3 CU2
M_A_DQ2 CU5
M_A_DQ1 CN2
M_A_DQ0 CN5

DDR0_DQ<63:0>

[19,20] M_A_CB7 DD30
[19,20] M_A_CB6 DG30
[19,20] M_A_CB5 DD26
[19,20] M_A_CB4 DG26
[19,20] M_A_CB3 DD31
[19,20] M_A_CB2 DF31
[19,20] M_A_CB1 DC27
[19,20] M_A_CB0 DF27

DDR0_ECC<7:0>

[20] M_A_CKE3 DD33
[20] M_A_CKE2 DG34
[19] M_A_CKE1 DF33
[19] M_A_CKE0 DD34

DDR0_CKE<3:0>

[19,20] M_A_BA1 DF47
[19,20] M_A_BA0 DD48

DDR0_BA<1:0>

[19,20] M_A_BG1 DF35
[19,20] M_A_BG0 DD36

DDR0_BG<1:0>

DF55 RSVD_DF55

DDR0_DQS_DP<17:0>

DG28
CW83
DF75
DG68
DF61
DF21
DG14
CY8
CP3
DC29
CU83
DD76
DC69
DD62
DD22
DC15
DA8
CR2

M_A_DQS8 [19,20]
M_A_DQS7 [19,20]
M_A_DQS6 [19,20]
M_A_DQS5 [19,20]
M_A_DQS4 [19,20]
M_A_DQS3 [19,20]
M_A_DQS2 [19,20]
M_A_DQS1 [19,20]
M_A_DQS0 [19,20]

DDR0_DQS_DN<17:0>

DD28
CV84
DC75
DD68
DC61
DC21
DD14
CY7
CP1
DF29
CU86
DG76
DF69
DG62
DG22
DF15
CW10
CR5

M_A_DQS8# [19,20]
M_A_DQS7# [19,20]
M_A_DQS6# [19,20]
M_A_DQS5# [19,20]
M_A_DQS4# [19,20]
M_A_DQS3# [19,20]
M_A_DQS2# [19,20]
M_A_DQS1# [19,20]
M_A_DQS0# [19,20]

DDR0_CLK_DP<3:0>

DG42
DF43
DG44
DF45

M_A_CLK_DDR3 [20]
M_A_CLK_DDR2 [20]
M_A_CLK_DDR1 [19]
M_A_CLK_DDR0 [19]

A0.2 modify

DDR0_CLK_DN<3:0>

DC43
DD44
DC45
DD46

M_A_CLK_DDR3# [20]
M_A_CLK_DDR2# [20]
M_A_CLK_DDR1# [19]
M_A_CLK_DDR0# [19]

DDR0_MA<17:0>

DG54 M_A_A17 TP55 TP-00
DC49
DF51
DG50
DG52
DC37
DD38
DG48
DF37
DC39
DG38
DF39
DD40
DG40
DC41
DD42
DF41
DC47

M_A_A16_RAS# [19,20]
M_A_A15_CAS# [19,20]
M_A_A14_WE# [19,20]
M_A_A13 [19,20]
M_A_A12 [19,20]
M_A_A11 [19,20]
M_A_A10 [19,20]
M_A_A9 [19,20]
M_A_A8 [19,20]
M_A_A7 [19,20]
M_A_A6 [19,20]
M_A_A5 [19,20]
M_A_A4 [19,20]
M_A_A3 [19,20]
M_A_A2 [19,20]
M_A_A1 [19,20]
M_A_A0 [19,20]

DDR0_ODT<3:0>

DD54
DC51
DC55
DD52

M_A_ODT3 [20]
M_A_ODT2 [20]
M_A_ODT1 [19]
M_A_ODT0 [19]

DDR0_CS_N<7:0>

DG56
DC57
DC53
DF49
DF57
DD56
DF53
DD50

M_A_CS5# [20]
M_A_CS4# [20]
M_A_CS1# [19]
M_A_CS0# [19]

DDR0_PAR DG46 DDR0_A_PARITY [19,20]

DDR0_ALERT_N DG36 DDR0_A_ALERT# [19,20]

DDR0_ACT_N DC35 M_A_ACT# [19,20]

DDR0_CAVREF CD59 M_A_CPU_VREF [20]

C415 0.01uF

3/21

<PART_NUMBER>
Ice Lake D

Channel B

[21,22] M_B_DQ[63:0]

U14D

ICX_D_LCC_EXT

M_B_DQ63 BY87
M_B_DQ62 BY84
M_B_DQ61 CD87
M_B_DQ60 CD84
M_B_DQ59 CA86
M_B_DQ58 CA83
M_B_DQ57 CE86
M_B_DQ56 CE83
M_B_DQ55 CL83
M_B_DQ54 CL86
M_B_DQ53 CG83
M_B_DQ52 CG86
M_B_DQ51 CM87
M_B_DQ50 CM84
M_B_DQ49 CH84
M_B_DQ48 CH87
M_B_DQ47 CY76
M_B_DQ46 CY74
M_B_DQ45 CW71
M_B_DQ44 CU71
M_B_DQ43 CV76
M_B_DQ42 CT76
M_B_DQ41 CT73
M_B_DQ40 CY71
M_B_DQ39 CY68
M_B_DQ38 CT66
M_B_DQ37 CY62
M_B_DQ36 CV62
M_B_DQ35 CU68
M_B_DQ34 CW68
M_B_DQ33 CY64
M_B_DQ32 CT62
M_B_DQ31 CY20
M_B_DQ30 CT19
M_B_DQ29 CY15
M_B_DQ28 CV15
M_B_DQ27 CU20
M_B_DQ26 CW20
M_B_DQ25 CY17
M_B_DQ24 CT15
M_B_DQ23 CP12
M_B_DQ22 CK8
M_B_DQ21 CG10
M_B_DQ20 CH12
M_B_DQ19 CN10
M_B_DQ18 CM8
M_B_DQ17 CK12
M_B_DQ16 CF8
M_B_DQ15 CH3
M_B_DQ14 CH1
M_B_DQ13 CE5
M_B_DQ12 CE2
M_B_DQ11 CJ5
M_B_DQ10 CJ2
M_B_DQ9 CD3
M_B_DQ8 CD1
M_B_DQ7 CD12
M_B_DQ6 BY8
M_B_DQ5 BU10
M_B_DQ4 BV12
M_B_DQ3 CC10
M_B_DQ2 CB8
M_B_DQ1 BY12
M_B_DQ0 BT8

DDR1_DQ<63:0>

[21,22] M_B_CB7 CY29
[21,22] M_B_CB6 CY27
[21,22] M_B_CB5 CW24
[21,22] M_B_CB4 CU24
[21,22] M_B_CB3 CT29
[21,22] M_B_CB2 CV29
[21,22] M_B_CB1 CT25
[21,22] M_B_CB0 CY24

DDR1_ECC<7:0>

[22] M_B_CKE3 CT32
[22] M_B_CKE2 CW34
[21] M_B_CKE1 CY32
[21] M_B_CKE0 CU34

DDR1_CKE<3:0>

[21,22] M_B_BA1 CT49
[21,22] M_B_BA0 CY49

DDR1_BA<1:0>

[21,22] M_B_BG1 CR34
[21,22] M_B_BG0 CT35

DDR1_BG<1:0>

CY57 RSVD_CY57

DDR1_DQS_DP<17:0>

CV25
CB87
CJ86
CV73
CW64
CW17
CJ10
CF1
BW10
CW27
CC86
CK84
CW74
CV66
CV19
CL10
CG2
CA10

M_B_DQS8 [21,22]
M_B_DQS7 [21,22]
M_B_DQS6 [21,22]
M_B_DQS5 [21,22]
M_B_DQS4 [21,22]
M_B_DQS3 [21,22]
M_B_DQS2 [21,22]
M_B_DQS1 [21,22]
M_B_DQS0 [21,22]

DDR1_DQS_DN<17:0>

CY25
CB84
CJ83
CY73
CU64
CU17
CH8
CF3
BV8
CU27
CC83
CK87
CU74
CY66
CY19
CM12
CG5
CB12

M_B_DQS8# [21,22]
M_B_DQS7# [21,22]
M_B_DQS6# [21,22]
M_B_DQS5# [21,22]
M_B_DQS4# [21,22]
M_B_DQS3# [21,22]
M_B_DQS2# [21,22]
M_B_DQS1# [21,22]
M_B_DQS0# [21,22]

DDR1_CLK_DP<3:0>

CY42
CW44
CR44
CY46

M_B_CLK_DDR3 [22]
M_B_CLK_DDR2 [22]
M_B_CLK_DDR1 [21]
M_B_CLK_DDR0 [21]

A0.2 modify

DDR1_CLK_DN<3:0>

CU44
CY44
CT46
CW47

M_B_CLK_DDR3# [22]
M_B_CLK_DDR2# [22]
M_B_CLK_DDR1# [21]
M_B_CLK_DDR0# [21]

DDR1_MA<17:0>

CT56 M_B_A17 TP57 TP-00
CW51
CR51
CT52
CY54
CY37
CU37
CR47
CW37
CT39
CR37
CY39
CU40
CW40
CY40
CT42
CR40
CY47

M_B_A16_RAS# [21,22]
M_B_A15_CAS# [21,22]
M_B_A14_WE# [21,22]
M_B_A13 [21,22]
M_B_A12 [21,22]
M_B_A11 [21,22]
M_B_A10 [21,22]
M_B_A9 [21,22]
M_B_A8 [21,22]
M_B_A7 [21,22]
M_B_A6 [21,22]
M_B_A5 [21,22]
M_B_A4 [21,22]
M_B_A3 [21,22]
M_B_A2 [21,22]
M_B_A1 [21,22]
M_B_A0 [21,22]

DDR1_ODT<3:0>

CY56
CY52
CW57
CW54

M_B_ODT3 [22]
M_B_ODT2 [22]
M_B_ODT1 [21]
M_B_ODT0 [21]

DDR1_CS_N<7:0>

CY59
CU57
CU54
CY51
CR57
CT59
CR54
CU51

M_B_CS5# [22]
M_B_CS4# [22]
M_B_CS1# [21]
M_B_CS0# [21]

DDR1_PAR CU47 DDR0_B_PARITY [21,22]

DDR1_ALERT_N CY35 DDR0_B_ALERT# [21,22]

DDR1_ACT_N CY34 M_B_ACT# [21,22]

DDR1_CAVREF CE61 M_B_CPU_VREF [22]

C412 0.01uF

4/21

<PART_NUMBER>
Ice Lake D

AAEON Technology INC.		
Title: SoC DDR4 CHAB		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 5 of 45	

SoC DDR4 CHC

Channel C



AAEON Technology INC.		
Title: SoC DDR4 CHC		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 6 of 45	

SoC Clock







STRAP: FLASH SECURITY OVERRIDE



0 = NORMAL OPERATION (DEFAULT)
1 = FLASH SECURITY OVERRIDE

PCH STRAPS



0 = INTEL RESERVED
1 = DEFAULT

STRAP: NAC GROUNDED SKU

0 - NAC GROUNDED SKU NOT PRESENT (DEFAULT)
1 - NAC GROUNDED SKU PRESENT

AAEON Technology INC.		
Title: SoC Clock		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 7 of 45	

SoC 10G/NCSI

U14J

ICX_D_LCC_EXT

<PART_NUMBER>
Ice Lake D

10/21

Quad 0

Quad 1

CAD NOTE:
Differential: 93 Ω

Intel Corporation Confidential
Approved for Customer Distribution

CFG2.1 CPVL (X557-AT4) (Quad0)



PCH STRAPS

DLCS (CONSENT DEBUG DURING DLCS)
0 - GRANTING CONSENT VIA PIN STRAP
1 - NO GRANTING (DEFAULT)

STRAP: NAC PRESENT
0 - NAC IS DISABLED
1 - NAC IS ENABLED (DEFAULT)

STRAP: ADR DEBUG
0 - NAC IS DISABLED
1 - NAC IS ENABLED (DEFAULT)

STRAP: BOOT HALT
0 - HALT
1 - NOT HALTED (XDP SUPPORT) (DEFAULT)

ESPI OR LPC
0 - LPC(Default)
1 - eSPI

A0.2 modify

0 - SKU WITHOUT NAC WILL BE USED
1 - NAC WILL BE SUPPORTED.

A0.2 modify

Company	AAEON Technology INC.
Title	SoC 10G/NCSI
Size	Custom
Document Number	COM-ICDB7
Rev	A0.3_0_0
Date	Tuesday, February 15, 2022
Sheet	8 of 45

SoC PCIe CPU GEN4



[25] PEG1_15_TXP	C522	0.22uF 6.3V C0201	PEG1_15_TXP_C	AU15	PCIE0_CPU_TX_DP<15>		
[25] PEG1_14_TXP	C496	0.22uF 6.3V C0201	PEG1_14_TXP_C	AR19	PCIE0_CPU_TX_DP<14>		
[25] PEG1_13_TXP	C538	0.22uF 6.3V C0201	PEG1_13_TXP_C	AN15	PCIE0_CPU_TX_DP<13>		
[25] PEG1_12_TXP	C497	0.22uF 6.3V C0201	PEG1_12_TXP_C	AL19	PCIE0_CPU_TX_DP<12>		
[25] PEG1_11_TXP	C500	0.22uF 6.3V C0201	PEG1_11_TXP_C	AJ15	PCIE0_CPU_TX_DP<11>		
[25] PEG1_10_TXP	C501	0.22uF 6.3V C0201	PEG1_10_TXP_C	AG19	PCIE0_CPU_TX_DP<10>		
[25] PEG1_9_TXP	C524	0.22uF 6.3V C0201	PEG1_9_TXP_C	AE15	PCIE0_CPU_TX_DP<9>		
[25] PEG1_8_TXP	C503	0.22uF 6.3V C0201	PEG1_8_TXP_C	AC19	PCIE0_CPU_TX_DP<8>		
[25] PEG1_7_TXP	C541	0.22uF 6.3V C0201	PEG1_7_TXP_C	AA15	PCIE0_CPU_TX_DP<7>		
[25] PEG1_6_TXP	C526	0.22uF 6.3V C0201	PEG1_6_TXP_C	W19	PCIE0_CPU_TX_DP<6>		
[25] PEG1_5_TXP	C543	0.22uF 6.3V C0201	PEG1_5_TXP_C	U15	PCIE0_CPU_TX_DP<5>		
[25] PEG1_4_TXP	C528	0.22uF 6.3V C0201	PEG1_4_TXP_C	R19	PCIE0_CPU_TX_DP<4>		
[25] PEG1_3_TXP	C544	0.22uF 6.3V C0201	PEG1_3_TXP_C	N15	PCIE0_CPU_TX_DP<3>		
[25] PEG1_2_TXP	C549	0.22uF 6.3V C0201	PEG1_2_TXP_C	L19	PCIE0_CPU_TX_DP<2>		
[25] PEG1_1_TXP	C557	0.22uF 6.3V C0201	PEG1_1_TXP_C	J15	PCIE0_CPU_TX_DP<1>		
[25] PEG1_0_TXP	C551	0.22uF 6.3V C0201	PEG1_0_TXP_C	G19	PCIE0_CPU_TX_DP<0>		
[25] PEG1_15_TXN	C523	0.22uF 6.3V C0201	PEG1_15_TXN_C	AT17	PCIE0_CPU_TX_DN<15>		
[25] PEG1_14_TXN	C495	0.22uF 6.3V C0201	PEG1_14_TXN_C	AP17	PCIE0_CPU_TX_DN<14>		
[25] PEG1_13_TXN	C539	0.22uF 6.3V C0201	PEG1_13_TXN_C	AM17	PCIE0_CPU_TX_DN<13>		
[25] PEG1_12_TXN	C498	0.22uF 6.3V C0201	PEG1_12_TXN_C	AK17	PCIE0_CPU_TX_DN<12>		
[25] PEG1_11_TXN	C499	0.22uF 6.3V C0201	PEG1_11_TXN_C	AH17	PCIE0_CPU_TX_DN<11>		
[25] PEG1_10_TXN	C502	0.22uF 6.3V C0201	PEG1_10_TXN_C	AF17	PCIE0_CPU_TX_DN<10>		
[25] PEG1_9_TXN	C525	0.22uF 6.3V C0201	PEG1_9_TXN_C	AD17	PCIE0_CPU_TX_DN<9>		
[25] PEG1_8_TXN	C504	0.22uF 6.3V C0201	PEG1_8_TXN_C	AB17	PCIE0_CPU_TX_DN<8>		
[25] PEG1_7_TXN	C540	0.22uF 6.3V C0201	PEG1_7_TXN_C	Y17	PCIE0_CPU_TX_DN<7>		
[25] PEG1_6_TXN	C527	0.22uF 6.3V C0201	PEG1_6_TXN_C	V17	PCIE0_CPU_TX_DN<6>		
[25] PEG1_5_TXN	C542	0.22uF 6.3V C0201	PEG1_5_TXN_C	T17	PCIE0_CPU_TX_DN<5>		
[25] PEG1_4_TXN	C529	0.22uF 6.3V C0201	PEG1_4_TXN_C	P17	PCIE0_CPU_TX_DN<4>		
[25] PEG1_3_TXN	C545	0.22uF 6.3V C0201	PEG1_3_TXN_C	M17	PCIE0_CPU_TX_DN<3>		
[25] PEG1_2_TXN	C550	0.22uF 6.3V C0201	PEG1_2_TXN_C	K17	PCIE0_CPU_TX_DN<2>		
[25] PEG1_1_TXN	C558	0.22uF 6.3V C0201	PEG1_1_TXN_C	H17	PCIE0_CPU_TX_DN<1>		
[25] PEG1_0_TXN	C564	0.22uF 6.3V C0201	PEG1_0_TXN_C	F17	PCIE0_CPU_TX_DN<0>		
[25] PEG1_15_RXP				AU8	PCIE0_CPU_RX_DP<15>		
[25] PEG1_14_RXP				AR12	PCIE0_CPU_RX_DP<14>		
[25] PEG1_13_RXP				AN8	PCIE0_CPU_RX_DP<13>		
[25] PEG1_12_RXP				AL12	PCIE0_CPU_RX_DP<12>		
[25] PEG1_11_RXP				AJ8	PCIE0_CPU_RX_DP<11>		
[25] PEG1_10_RXP				AG12	PCIE0_CPU_RX_DP<10>		
[25] PEG1_9_RXP				AE8	PCIE0_CPU_RX_DP<9>		
[25] PEG1_8_RXP				AC12	PCIE0_CPU_RX_DP<8>		
[25] PEG1_7_RXP				AA8	PCIE0_CPU_RX_DP<7>		
[25] PEG1_6_RXP				W12	PCIE0_CPU_RX_DP<6>		
[25] PEG1_5_RXP				U8	PCIE0_CPU_RX_DP<5>		
[25] PEG1_4_RXP				R12	PCIE0_CPU_RX_DP<4>		
[25] PEG1_3_RXP				N8	PCIE0_CPU_RX_DP<3>		
[25] PEG1_2_RXP				L12	PCIE0_CPU_RX_DP<2>		
[25] PEG1_1_RXP				J8	PCIE0_CPU_RX_DP<1>		
[25] PEG1_0_RXP				G12	PCIE0_CPU_RX_DP<0>		
[25] PEG1_15_RXN				AT10	PCIE0_CPU_RX_DN<15>		
[25] PEG1_14_RXN				AP10	PCIE0_CPU_RX_DN<14>		
[25] PEG1_13_RXN				AM10	PCIE0_CPU_RX_DN<13>		
[25] PEG1_12_RXN				AK10	PCIE0_CPU_RX_DN<12>		
[25] PEG1_11_RXN				AH10	PCIE0_CPU_RX_DN<11>		
[25] PEG1_10_RXN				AF10	PCIE0_CPU_RX_DN<10>		
[25] PEG1_9_RXN				AD10	PCIE0_CPU_RX_DN<9>		
[25] PEG1_8_RXN				AB10	PCIE0_CPU_RX_DN<8>		
[25] PEG1_7_RXN				Y10	PCIE0_CPU_RX_DN<7>		
[25] PEG1_6_RXN				V10	PCIE0_CPU_RX_DN<6>		
[25] PEG1_5_RXN				T10	PCIE0_CPU_RX_DN<5>		
[25] PEG1_4_RXN				P10	PCIE0_CPU_RX_DN<4>		
[25] PEG1_3_RXN				M10	PCIE0_CPU_RX_DN<3>		
[25] PEG1_2_RXN				K10	PCIE0_CPU_RX_DN<2>		
[25] PEG1_1_RXN				H10	PCIE0_CPU_RX_DN<1>		
[25] PEG1_0_RXN				F10	PCIE0_CPU_RX_DN<0>		

PCIE_CPU_CLKIN_REF_DP	P1	CLK_100M_BCLK0_CPU_DP	R660 0ohm, 5% R0402 → From PCH: CLK_100M_BCLK0_PCH_DP [7]
PCIE_CPU_CLKIN_REF_DN	M1	CLK_100M_BCLK0_CPU_DN	R668 0ohm, 5% R0402 → From PCH: CLK_100M_BCLK0_PCH_DN [7]
RSVD_AG22	AG22		
RSVD_AH24	AH24		
RSVD_AE22	AE22		
RSVD_AF24	AF24		R9102 X/0ohm5% R0402 → From Gen4 Clock Generator: CLK_100M_BCLK0_9FGL08_DP [28]
RSVD_AK24	AK24		R9103 X/0ohm5% R0402 → From Gen4 Clock Generator: CLK_100M_BCLK0_9FGL08_DN [28]

AAEON Technology INC.

Title: SoC PCIe CPU GEN4

Size: Custom | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 9 of 45

SoC PCIE/SATA/USB

TX Cap:
PCIE: 0.22uF
SATA: 0.01uF
USB3: 0.1uF

CAD NOTE:
Differential: 85 Ω

U14E

ICX_D_LCC_EXT

5/21

<PART_NUMBER>
Ice Lake D

+V3P3A

USB2_OC1_0#	R593	10K	R0201
SATA_LED#_R	PR2	2K 1%	R0402
PU_SGPIO_SATA_DATA2_OD	R326	1K 1%	R0402
SATA_SLOAD	R328	1K 1%	R0402
SGPIO_SATA_DATA1_OD	PR3	2K 1%	R0402
FM_MFG_MODE	R324	10K	R0201
	R327	X/1K 1%	R0402

U14F

ICX_D_LCC_EXT

6/21

Ice Lake D
<PART_NUMBER>

HSIO lanes 0-7							
Lane 0	Lane 1	Lane 2	Lane 3	Lane 4	Lane 5	Lane 6	Lane 7
SATA Controller 0							
SATA 0	SATA 1	SATA 2	SATA 3	SATA 4	SATA 5	SATA 6	SATA 7
PCIE Cluster 0							
PCIe x8							
PCIe x4				PCIe x4			
PCIe x2		PCIe x2		PCIe x2		PCIe x2	
PCIe x1		PCIe x1		PCIe x1		PCIe x1	

HSIO lanes 8-15							
Lane 8	Lane 9	Lane 10	Lane 11	Lane 12	Lane 13	Lane 14	Lane 15
SATA Controller 1							
SATA 8	SATA 9	SATA 10	SATA 11	SATA 12	SATA 13	SATA 14	SATA 15
PCIe Cluster 1							
PCIe x8							
PCIe x4				PCIe x4			
PCIe x2		PCIe x2		PCIe x2		PCIe x2	
PCIe x1		PCIe x1		PCIe x1		PCIe x1	

HSIO lanes 16-24							
Lane 16	Lane 17	Lane 18	Lane 19	Lane 20	Lane 21	Lane 22	Lane 23
SATA Controller 2							
SATA 16	SATA 17	SATA 18	SATA 19	SATA 20	SATA 21	SATA 22	SATA 23
PCIe Cluster 2							
PCIe x8							
PCIe x4				PCIe x4			
PCIe x2		PCIe x2		PCIe x2		PCIe x2	
PCIe x1		PCIe x1		PCIe x1		PCIe x1	
				USB3.0 Port 0	USB3.0 Port 1	USB3.0 Port 2	USB3.0 Port 3

Ice Lake-D LCC SoC				COM-ICDB7
LANE0		SATA #0	PCIe #0	PCIe #0(ROW A/B)
LANE1		SATA #1	PCIe #1	PCIe #1(ROW A/B)
LANE2		SATA #2	PCIe #2	PCIe #2(ROW A/B)
LANE3		SATA #3	PCIe #3	PCIe #3(ROW A/B)
LANE4		SATA #4	PCIe #4	PCIe #4(ROW A/B)
LANE5		SATA #5	PCIe #5	PCIe #5(ROW A/B)
LANE6		SATA #6	PCIe #6	PCIe #6(ROW C/D)
LANE7		SATA #7	PCIe #7	PCIe #7(ROW C/D)
LANE8		SATA #8	PCIe #8	PCIe #8(ROW A/B)
LANE9		SATA #9	PCIe #9	PCIe #9(ROW A/B)
LANE10		SATA #10	PCIe #10	PCIe #10(ROW A/B)
LANE11		SATA #11	PCIe #11	PCIe #11(ROW A/B)
LANE12		SATA #12	PCIe #12	PCIe #12(ROW A/B)
LANE13		SATA #13	PCIe #13	PCIe #13(ROW A/B)
LANE14		SATA #14	PCIe #14	PCIe #14(ROW A/B)
LANE15		SATA #15	PCIe #15	PCIe #15(ROW A/B)
LANE16		SATA #16	PCIe #16	SATA #0(ROW A/B)
LANE17		SATA #17	PCIe #17	SATA #1(ROW A/B)
LANE18		SATA #18	PCIe #18	PCIe for LAN (ROW A/B)
LANE19		SATA #19	PCIe #19	
LANE20	USB3 #0	SATA #20	PCIe #20	USB 3.0 #0(ROW C/D)
LANE21	USB3 #1	SATA #21	PCIe #21	USB 3.0 #1(ROW C/D)
LANE22	USB3 #2	SATA #22	PCIe #22	USB 3.0 #2(ROW C/D)
LANE23	USB3 #3	SATA #23	PCIe #23	USB 3.0 #3(ROW C/D)

Ice Lake-D LCC SoC	COM-ICDB7
USB2 #0	USB 2.0 #0(ROW A/B)
USB2 #1	USB 2.0 #1(ROW A/B)
USB2 #2	USB 2.0 #2(ROW A/B)
USB2 #3	USB 2.0 #3(ROW A/B)

AAEON® An ASUS Company

AAEON Technology INC.

Title: **SoC PCIE/SATA/USB**

Size	Document Number	Rev
Custom	COM-ICDB7	A0.3_0_0

Date: Tuesday, February 15, 2022 Sheet 10 of 45

SoC RSVD NCTF



AAEON Technology INC.		
Title: SoC SVID/RSVD/JTAG		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 11 of 45	

SoC ESPI/SMBUS/MISC

A0.2 modify

SPI_CS0#: Module BIOS
SPI_CS1#: Carrier BIOS

A0.2 modify

To Row A/B

To NIC

To VRS

For PCIe Hotplug(PCH)

U14I

ICX_D_LCC_EXT

SMBus

9/21

<PART_NUMBER>
Ice Lake D

To EC

PCH STRAPS

ESPI FLASH MODE

SMLINK1 Isolator

A0.2 modify

LPC/eSPI selection

Mode	CB_ESPI_EN#
eSPI	0(A=B1)
LPC	1(Default) (A=B2)

INPUTS		FUNCTION
OE	S	
L	L	A port = B1 port
L	H	A port = B2 port
H	X	Disconnect

LPC/eSPI Mux

Signal	eSPI	LPC
	CB_ESPI_EN# = 0(A=B1)	CB_ESPI_EN# = 1(A=B2)
ESPI_RESET_N_LFRAME_N	ESPI_RST#	LPC_FRAME#
ESPI_CS0_N_LPC_CLKRUN_N	ESPI_CS0#	LPC_CLKRUN_N
ESPI_CS0#_LPC_FRAME#	ESPI_CS0#	LPC_FRAME#
ESPI_RST#_SUS_STAT#	ESPI_RST#	FM_SUS_STAT_N

AAEON Technology INC.

Title: SoC ESPI/SMBUS/MISC

Size: Custom | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 12 of 45

SoC NCSI/SPI/RTC/PWR MGT

STRAP: BOOT BIOS STRAP (BBS)

0 - BOOT FROM SPI (DEFAULT)
1 - BOOT FROM ESPI/LPC
INTERNAL 20K PD

SUS_STAT#

STRAP: TOP SWAP OVERRIDE

0 - NO TOP SWAP (DEFAULT)
1 - TOP SWAP ENABLED

STRAP: CPU & NAC DEBUG

0 - DEBUG ENABLE
1 - DEBUG DISABLE (DEFAULT)

STRAP: NO TCO REBOOT

0 - NORMAL OPERATION (DEFAULT)
1 - NO REBOOT

A0.2 modify

PDG recommend

20220118 A03, Remove R350

SVID0: PVCCIN & P1V05
SVID1: PVNN_NAC & VDDQ ABC

From VR

From VDDQ PWRGD

8/21

<PART_NUMBER>
Ice Lake D

AAEON Technology INC.		
Title: SoC NCSI/SPI/RTC		
Size: C	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 13 of 45	

SoC PWR1





Table 17-4. PVCCIN_CPU VR Inductor and Bulk/Decoupling Capacitors Based on RP (Sheet 1 of 2)

Description	Min. Quantity	Placement
0.12 µH / 10% / Rated 70A / Sat 70A / 0.29 mΩ	1 per phase	Based in 3-phase VR design.
560 µF / 2.5V / 20% / Alum / 6.3 x 8.0mm	3	Bulk capacitors. Place on top side, near the output inductors. (Recommendation <350 mils inductor pad center to capacitor pad/pin center, closer the better)
47 µF / 4V / 20% / X6S / 0805	2	
47 µF / 4V / 20% / X6S / 0805	up to 65W: 10 + 6 empty placeholders 70W-75W: 15 + 1 empty placeholders	Bulk capacitors. Place on back side, under the output inductors, connected using via clusters. (Recommendation <350 mils inductor pad center to capacitor pad center, closer the better)
0.01 µF / 10V / 10% / X7R / 0201	1	
1000 pF / 50V / 10% / X7R / 0402	1	
Description	**Min. Quantity**	**Placement**
220 µF / 4.0V / 20% / X6S / 1206	14 empty placeholders	Mid-range decoupling capacitors. Place on power corridor, close to SoC edge/pin field, top side and back side. Under evaluation and could change. Details to be provided during post-Silicon validation. (Recommendation <700 mils capacitor pad center to SoC edge pins, closer the better)
47 µF / 2.5V / 20% / X6S / 0603	12	SoC decoupling capacitors. Place on back side of the SoC in the BGA cavity footprint.

AAEON Technology INC.

Title: SoC PWR1

Size: Custom | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 14 of 45

SoC PWR2









P1V05_NAC and P1V05 can be enabled concurrently.





AAEON Technology INC.		
Title: SoC PWR2/RTC		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 15 of 45	

SoC PWR3

+V1P8A
P1V8_AUX
R734 0
P1V8_CPU
R719 0

U14P
ICX_D_LCC_EXT
<PART_NUMBER>
16/21

PVNN_NAC
BB69 VCC_VNN_NAC<0>
BB66 VCC_VNN_NAC<1>
AV61 VCC_VNN_NAC<2>
AU62 VCC_VNN_NAC<3>
AU59 VCC_VNN_NAC<4>
AT68 VCC_VNN_NAC<5>
AT64 VCC_VNN_NAC<6>
AT61 VCC_VNN_NAC<7>
AR66 VCC_VNN_NAC<8>
AR62 VCC_VNN_NAC<9>
BA69 VCC_VNN_NAC<10>
BA68 VCC_VNN_NAC<11>
BA66 VCC_VNN_NAC<12>
AY71 VCC_VNN_NAC<13>
AY68 VCC_VNN_NAC<14>
AW69 VCC_VNN_NAC<15>
AW66 VCC_VNN_NAC<16>
AV71 VCC_VNN_NAC<17>
AV68 VCC_VNN_NAC<18>
AV64 VCC_VNN_NAC<19>
AU69 VCC_VNN_NAC<20>
AU66 VCC_VNN_NAC<21>

P1V8_CPU
BY32 VCC_1P8<0>
BW34 VCC_1P8<1>
BW30 VCC_1P8<2>

PVCCANA_CPU
CD32 VCC_PCIE4_1P0<0>
CC37 VCC_PCIE4_1P0<1>
CC34 VCC_PCIE4_1P0<2>
CB39 VCC_PCIE4_1P0<3>
CB35 VCC_PCIE4_1P0<4>
CA37 VCC_PCIE4_1P0<5>
BY39 VCC_PCIE4_1P0<6>
BW37 VCC_PCIE4_1P0<7>

PVNN_PCH
AD27 VCC_VNN_PCH<1>
AA22 VCC_VNN_PCH<2>
Y30 VCC_VNN_PCH<3>
Y27 VCC_VNN_PCH<4>
Y24 VCC_VNN_PCH<5>
W29 VCC_VNN_PCH<6>
W25 VCC_VNN_PCH<7>
W22 VCC_VNN_PCH<8>
V30 VCC_VNN_PCH<9>
AC25 VCC_VNN_PCH<10>
AB27 VCC_VNN_PCH<11>
AB24 VCC_VNN_PCH<12>
AA29 VCC_VNN_PCH<13>
AA25 VCC_VNN_PCH<14>

[38] VSENSE_PVCCANA_CPU0_P
[38] VSENSE_PVCCANA_CPU0_N
CA40 VCC_PCIE4_1P0_SENSE
BW40 VSS_VCC_PCIE4_1P0_SENSE

[34] VSENSE_VCCIN_CPU0_P
[34] VSENSE_VCCIN_CPU0_N
BP19 VCCIN_SENSE
BP15 VSS_VCCIN_SENSE
AU49 VCC_1P05_SENSE
AT47 VSS_VCC_1P05_SENSE

TP48 VSENSE_P1V05_PCH_CPU_SKT_VSEN
TP49 TP-00 VSENSE_P1V05_PCH_CPU_SKT_VRTN
TP-00

PVDDQ_ABC_CPU
VCCD012_1P2<0> DA59
VCCD012_1P2<1> DA56
VCCD012_1P2<2> CV49
VCCD012_1P2<22> CV39
VCCD012_1P2<23> CV35
VCCD012_1P2<24> CP59
VCCD012_1P2<25> CP52
VCCD012_1P2<26> CP46
VCCD012_1P2<27> CP39
VCCD012_1P2<28> CP35
VCCD012_1P2<10> DA52
VCCD012_1P2<11> DA49
VCCD012_1P2<12> DA46
VCCD012_1P2<13> DA42
VCCD012_1P2<14> DA39
VCCD012_1P2<15> DA35
VCCD012_1P2<16> DA32
VCCD012_1P2<17> CV59
VCCD012_1P2<18> CV56
VCCD012_1P2<9> CF52
VCCD012_1P2<8> CF59
VCCD012_1P2<7> CK35

VCCD_1P2<0> CF46
VCCD_1P2<1> CF39
VCCD_1P2<2> CF35

PVDDQ_ABC_CPU
VCCD012_1P2<29> CK59
VCCD012_1P2<3> CK56
VCCD012_1P2<6> CK39
VCCD012_1P2<30> CK52
VCCD012_1P2<31> CK49
VCCD012_1P2<21> CV42
VCCD012_1P2<20> CV46
VCCD012_1P2<19> CV52
VCCD012_1P2<4> CK46
VCCD012_1P2<5> CK42

P1V05_NAC
VCC_NAC_1P05<11> BL68
VCC_NAC_1P05<10> BL71
VCC_NAC_1P05<9> BM66
VCC_NAC_1P05<8> BM69
VCC_NAC_1P05<7> BN68
VCC_NAC_1P05<6> BP66
VCC_NAC_1P05<5> BP69
VCC_NAC_1P05<4> BR68
VCC_NAC_1P05<3> BT66

PVCCNAC_DIGICK_FILT
VCC_NACDIGICLK_FILT_1P05<0> BK69
VCC_NACDIGICLK_FILT_1P05<2> BJ71

P1V05_NAC
VCC_NAC_1P05<1> BK66
VCC_NAC_1P05<2> BJ68

RSVD_AC32 AC32 TP-00 TP60

VSENSEPMAX AU52 VSENSE_PMAX_CPU R664 249

VCC_NAC_1P05_SENSE AN69 VSENSE_P1V05VR_P [43]
VSS_VCC_NAC_1P05_SENSE AP71 VSENSE_P1V05VR_N [43]

VNN_NAC_SENSE AP68 VSENSE_PVNN_NAC_P [38]
VSS_VNN_NAC_SENSE AR69 VSENSE_PVNN_NAC_N [38]

VNN_PCH_SENSE W32 VSENSE_PVNNPCH_P [43]
VSS_VNN_PCH_SENSE V34 VSENSE_PVNNPCH_N [43]

VCC_1P8_SENSE BV25 VSENSE_P1V8_CPU0_P [34]
VSS_1P8_SENSE BU24 VSENSE_P1V8_CPU0_N [34]

PVNN_NAC
C12 TC-7P3X4P3X1P9M
C13 TC-7P3X4P3X1P9M
C323 TC-7P3X4P3X1P9M

PVNN_PCH
C473 22uF 6.3V C0603
C492 22uF 6.3V C0603

P1V8_AUX
C471 47uF 6.3V C0603

PVNN_NAC
C411 47uF 6.3V C0603
C401 47uF 6.3V C0603
C409 47uF 6.3V C0603

P1V05_NAC
C400 47uF 6.3V C0603
C399 47uF 6.3V C0603

PVNN_NAC
C417 22uF 6.3V C0603
C418 22uF 6.3V C0603
C419 22uF 6.3V C0603
C420 22uF 6.3V C0603
C408 22uF 6.3V C0603
C410 22uF 6.3V C0603

PVNN_PCH
C486 47uF 6.3V C0603
C472 47uF 6.3V C0603

PVNN_PCH
C507 TC-7P3X4P3X1P9M
C174 TC-7P3X4P3X1P9M

+V1P8A
C513 47uF 6.3V C0603
C511 47uF 6.3V C0603
C510 47uF 6.3V C0603
C512 47uF 6.3V C0603
C514 47uF 6.3V C0603

Ice Lake D
PVDDQ_ABC_CPU
[40] VSENSE_PVDDQ_ABC_CPU_P
R154 5% 0ohm, R0402
R150 X/100 1% R0402
[40] VSENSE_PVDDQ_ABC_CPU_N
R143 5% 0ohm, R0402

PLACE SENSE RESISTOR NEAR DIMM REGION

AAEON Technology INC.
Title: SoC PWR2
Size: Custom
Document Number: COM-ICDB7
Rev: A0.3_0_0
Date: Tuesday, February 15, 2022
Sheet 16 of 45

SoC VSS1



AAEON Technology INC.			
Title: SoC VSS1			
Size: Custom	Document Number: COM-ICDB7		Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 17 of 45		

SoC VSS2



AAEON Technology INC.

Title	SoC VSS2	
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 18 of 45	

DDR4 CHA DIMM0



CN2A

DDR4-SODIMM(1/2)

[5] M_A_CLK_DDR0 — 137 CK0_T
[5] M_A_CLK_DDR0# — 139 CK0_C
[5] M_A_CLK_DDR1 — 138 CK1_T
[5] M_A_CLK_DDR1# — 140 CK1_C

[5] M_A_CKE0 — 109 CKE0
[5] M_A_CKE1 — 110 CKE1

[5] M_A_CS0# — 149 S0#
[5] M_A_CS1# — 157 S1#

[5] M_A_ODT0 — 155 ODT0
[5] M_A_ODT1 — 161 ODT1

[5,20] M_A_BG0 — 115 BG0
[5,20] M_A_BG1 — 113 BG1
[5,20] M_A_BA0 — 150 BA0
[5,20] M_A_BA1 — 145 BA1

M_A_A0 — 144 A0
[5,20] M_A_A1 — 133 A1
[5,20] M_A_A2 — 132 A2
[5,20] M_A_A3 — 131 A3
[5,20] M_A_A4 — 128 A4
[5,20] M_A_A5 — 126 A5
[5,20] M_A_A6 — 127 A6
[5,20] M_A_A7 — 122 A7
[5,20] M_A_A8 — 125 A8
[5,20] M_A_A9 — 121 A9
[5,20] M_A_A10 — 146 A10_AP
[5,20] M_A_A11 — 120 A11
[5,20] M_A_A12 — 119 A12
[5,20] M_A_A13 — 158 A13

[5,20] M_A_A14_WE# — 151 A14/WE#
[5,20] M_A_A15_CAS# — 156 A15/CAS#
[5,20] M_A_A16_RAS# — 152 A16/RAS#

PVDDQ_ABC_CPU
R270 240
[5,20] M_A_ACT# — 114 ACT#

[5,20] DDR0_A_PARITY — 143 PARITY
[5,20] DDR0_A_ALERT# — 116 ALERT#
[13,20,21,22] DDR012_RESET# — 134 EVENT#
108 RESET#

[13,20,21,22] DDR12_DRAM_HOT# — R258 X/0ohm, — C177 X/0.1uF
[20] +V_DDR_VREFCA_CHA_DIMM — +V_DDR_VREFCA_CHA_DIMM — C123 0.01uF — 164 VREFCA

[13,20,21,22] SMB_DDR_CPU_012_VPP_SDA — 254 SDA
[13,20,21,22] SMB_DDR_CPU_012_VPP_SCL — 253 SCL

+V3P3S
R238 X/10K SA2_CHA_0 — 166 SA2/RFU
R45 X/10K SA1_CHA_0 — 260 SA1
R42 X/10K SA0_CHA_0 — 256 SA0
R227 10K
R46 10K
R43 10K

CHA DIMM0:
SA[0..2]=000
SMBUS ADDR: 0XA0

[5,20] M_A_CB0 — 92 CB0_NC
[5,20] M_A_CB1 — 91 CB1_NC
[5,20] M_A_CB2 — 101 CB2_NC
[5,20] M_A_CB3 — 105 CB3_NC
[5,20] M_A_CB4 — 88 CB4_NC
[5,20] M_A_CB5 — 87 CB5_NC
[5,20] M_A_CB6 — 100 CB6_NC
[5,20] M_A_CB7 — 104 CB7_NC

PVDDQ_ABC_CPU
12 DM0#/DBI0#
33 DM1#/DBI1#
54 DM2#/DBI2#
75 DM3#/DBI3#
178 DM4#/DBI4#
199 DM5#/DBI5#
220 DM6#/DBI6#
241 DM7#/DBI7#
96 DM8#/DBI8#

DQ0 — 8 M_A_DQ0
DQ1 — 7 M_A_DQ1
DQ2 — 20 M_A_DQ2
DQ3 — 21 M_A_DQ3
DQ4 — 4 M_A_DQ4
DQ5 — 3 M_A_DQ5
DQ6 — 16 M_A_DQ6
DQ7 — 17 M_A_DQ7
DQ8 — 28 M_A_DQ8
DQ9 — 29 M_A_DQ9
DQ10 — 41 M_A_DQ10
DQ11 — 42 M_A_DQ11
DQ12 — 24 M_A_DQ12
DQ13 — 25 M_A_DQ13
DQ14 — 38 M_A_DQ14
DQ15 — 37 M_A_DQ15
DQ16 — 50 M_A_DQ16
DQ17 — 49 M_A_DQ17
DQ18 — 62 M_A_DQ18
DQ19 — 63 M_A_DQ19
DQ20 — 46 M_A_DQ20
DQ21 — 45 M_A_DQ21
DQ22 — 58 M_A_DQ22
DQ23 — 59 M_A_DQ23
DQ24 — 70 M_A_DQ24
DQ25 — 71 M_A_DQ25
DQ26 — 83 M_A_DQ26
DQ27 — 84 M_A_DQ27
DQ28 — 66 M_A_DQ28
DQ29 — 67 M_A_DQ29
DQ30 — 79 M_A_DQ30
DQ31 — 80 M_A_DQ31
DQ32 — 174 M_A_DQ32
DQ33 — 173 M_A_DQ33
DQ34 — 187 M_A_DQ34
DQ35 — 186 M_A_DQ35
DQ36 — 170 M_A_DQ36
DQ37 — 169 M_A_DQ37
DQ38 — 183 M_A_DQ38
DQ39 — 182 M_A_DQ39
DQ40 — 195 M_A_DQ40
DQ41 — 194 M_A_DQ41
DQ42 — 207 M_A_DQ42
DQ43 — 208 M_A_DQ43
DQ44 — 191 M_A_DQ44
DQ45 — 190 M_A_DQ45
DQ46 — 203 M_A_DQ46
DQ47 — 204 M_A_DQ47
DQ48 — 216 M_A_DQ48
DQ49 — 215 M_A_DQ49
DQ50 — 228 M_A_DQ50
DQ51 — 229 M_A_DQ51
DQ52 — 211 M_A_DQ52
DQ53 — 212 M_A_DQ53
DQ54 — 224 M_A_DQ54
DQ55 — 225 M_A_DQ55
DQ56 — 237 M_A_DQ56
DQ57 — 236 M_A_DQ57
DQ58 — 249 M_A_DQ58
DQ59 — 250 M_A_DQ59
DQ60 — 232 M_A_DQ60
DQ61 — 233 M_A_DQ61
DQ62 — 245 M_A_DQ62
DQ63 — 246 M_A_DQ63

M_A_DQ[63:0] [5,20]

DQS0_T — 13 M_A_DQS0 [5,20]
DQS1_T — 34 M_A_DQS1 [5,20]
DQS2_T — 55 M_A_DQS2 [5,20]
DQS3_T — 76 M_A_DQS3 [5,20]
DQS4_T — 179 M_A_DQS4 [5,20]
DQS5_T — 200 M_A_DQS5 [5,20]
DQS6_T — 221 M_A_DQS6 [5,20]
DQS7_T — 242 M_A_DQS7 [5,20]
DQS8_T — 97 M_A_DQS8 [5,20]

DQS0_C — 11 M_A_DQS0# [5,20]
DQS1_C — 32 M_A_DQS1# [5,20]
DQS2_C — 53 M_A_DQS2# [5,20]
DQS3_C — 74 M_A_DQS3# [5,20]
DQS4_C — 177 M_A_DQS4# [5,20]
DQS5_C — 198 M_A_DQS5# [5,20]
DQS6_C — 219 M_A_DQS6# [5,20]
DQS7_C — 240 M_A_DQS7# [5,20]
DQS8_C — 95 M_A_DQS8# [5,20]

162 S2#/C0
165 S3#/C1

ASAA826-EASB0-7H
SKT-SODIMM-260P-RS-0P5M-T9P2

PVDDQ_ABC_CPU
C193 1uF
C105 1uF
C94 1uF
C161 1uF
Close to SODIMM Socket

CN2B

DDR4-SODIMM(2/2)

VDD19 — 163
VDD18 — 160
VDD17 — 159
VDD16 — 154
VDD15 — 153
VDD14 — 148
VDD13 — 147
VDD12 — 142
VDD11 — 141
VDD10 — 136
VDD9 — 135
VDD8 — 130
VDD7 — 129
VDD6 — 124
VDD5 — 123
VDD4 — 118
VDD3 — 117
VDD2 — 112
VDD1 — 111

VSS — 251
VSS — 247
VSS — 243
VSS — 239
VSS — 235
VSS — 231
VSS — 227
VSS — 223
VSS — 217
VSS — 213
VSS — 209
VSS — 205
VSS — 201
VSS — 197
VSS — 193
VSS — 189
VSS — 185
VSS — 181
VSS — 175
VSS — 171
VSS — 167
VSS — 107
VSS — 103
VSS — 99
VSS — 93
VSS — 89
VSS — 85
VSS — 81
VSS — 77
VSS — 73
VSS — 69
VSS — 65
VSS — 61
VSS — 57
VSS — 51
VSS — 47
VSS — 43
VSS — 39
VSS — 35
VSS — 31
VSS — 27
VSS — 23
VSS — 19
VSS — 15
VSS — 9
VSS — 5
VSS — 1

VTT — 258
VPP2 — 259
VPP1 — 257
VDDSPD — 255
H1
H2
MT1 — 261
MT2 — 262

VSS — 252
VSS — 248
VSS — 244
VSS — 238
VSS — 234
VSS — 230
VSS — 226
VSS — 222
VSS — 218
VSS — 214
VSS — 210
VSS — 206
VSS — 202
VSS — 196
VSS — 192
VSS — 188
VSS — 184
VSS — 180
VSS — 176
VSS — 172
VSS — 168
VSS — 106
VSS — 102
VSS — 98
VSS — 94
VSS — 90
VSS — 86
VSS — 82
VSS — 78
VSS — 72
VSS — 68
VSS — 64
VSS — 60
VSS — 56
VSS — 52
VSS — 48
VSS — 44
VSS — 40
VSS — 36
VSS — 30
VSS — 26
VSS — 22
VSS — 18
VSS — 14
VSS — 10
VSS — 6
VSS — 2

ASAA826-EASB0-7H
SKT-SODIMM-260P-RS-0P5M-T9P2

PVTT_CPU_ABC
PVPP_CPU_ABC
C29 1uF
C47 1uF
C24 10uF,
C35 1uF
C66 10uF
PVPP_CPU_ABC
255 FB1 0
C44 1uF
C33 10uF
Close to SODIMM Socket

SODIMM#A DECOUPLING

PVDDQ_ABC_CPU
C272 22uF 6.3V
C91 22uF 6.3V
C75 22uF 6.3V
C169 22uF 6.3V
C113 22uF 6.3V
C162 22uF 6.3V
C187 22uF 6.3V
C215 22uF 6.3V
C201 22uF 6.3V

P/N: 1651526003
(TF)DDR4 SODIMM SKT.SMD.H=9.2mm.260P.P=0.5mm.STANDARD.1.2V.FOXCONN.ASAA826-EASB0-7H

AAEON Technology INC.

Title	DDR4 CHA DIMM0	
Size	Document Number	Rev
Custom	COM-ICDB7	A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 19 of 45	

DDR4 CHA DIMM1



AAEON Technology INC.			
Title: DDR4 CHA DIMM1			
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0	
Date: Tuesday, February 15, 2022	Sheet 20 of 45		

DDR4 CHB DIMM0



SODIMM#D DECOUPLING



P/N: 16515X0004

(TF)DIMM Socket.SMD.260P.SO-DIMM.90D.H=8.0mm.DDR4.P=0.5mm REVERSE..FOXCONN.ASAA826E8RB0-7H

AAEON Technology INC.

Title	DDR4 CHB DIMM0		
Size	Document Number		Rev
Custom	COM-ICDB7		A0.3_0_0
Date:	Tuesday, February 15, 2022	Sheet 21	of 45

DDR4 CHB DIMM1



AAEON Technology INC.			
Title	DDR4 CHB DIMM1		
Size	Document Number		Rev
Custom	COM-ICDB7		A0.3_0_0
Date:	Tuesday, February 15, 2022	Sheet 22 of 45	

LAN i210



ACTIVITY LED
Green = LINK UP
BLINKING = TX/RX ACTIVITY

SPEED LED
Off = Link 10 Mbps
Green = Link 100 Mbps
Orange = Link 1000 Mbps

LEDs	Mode	Function
LED0	0100	LINK/ACTIVITY
LED1	0111	LINK 1000
LED2	0110	LINK 100

AAEON Technology INC.

Title: LAN i210

Size: Custom | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 23 of 45

Row A/B


2A
Voltage Input
12V Only
CN9
From SoC
Power Button
20211210, A03, Reserve R74 and PM_RSMRST# for Power up at S3 fail issue
Close to CN9 pin A98,A99,A101,A102
20211214, A03, Add Net name LAN1_LED_LINK#
From i210
From PCH
From Gen4 Clock Generator
Type 7
RowA & DowB
PN = 1654M0001
NCSI_RXD[0:1]:NC-SI Receive Data (from NC to BMC).
NCSI_TXD[0:1]:NC-SI Transmit Data (from BMC to NC).
220P,180D,MALE,2357739-1,
AAEON Technology INC.
Row A/B
COM-ICDB7
A0.3_0_0
Tuesday, February 15, 2022

Row C/D



Voltage Input
12V Only

+VIN_EXT

CN8

Type 7

TYPE2#
TYPE1#
TYPE0#

PCIE_TX16+ PCIE_TX16- PCIE_TX17+ PCIE_TX17- PCIE_TX18+ PCIE_TX18- PCIE_TX19+ PCIE_TX19- PCIE_TX20+ PCIE_TX20- PCIE_TX21+ PCIE_TX21- PCIE_TX22+ PCIE_TX22- PCIE_TX23+ PCIE_TX23- PCIE_TX24+ PCIE_TX24- PCIE_TX25+ PCIE_TX25- PCIE_TX26+ PCIE_TX26- PCIE_TX27+ PCIE_TX27- PCIE_TX28+ PCIE_TX28- PCIE_TX29+ PCIE_TX29- PCIE_TX30+ PCIE_TX30- PCIE_TX31+ PCIE_TX31-

PCI-E 16X

PCIE_RX16+ PCIE_RX16- PCIE_RX17+ PCIE_RX17- PCIE_RX18+ PCIE_RX18- PCIE_RX19+ PCIE_RX19- PCIE_RX20+ PCIE_RX20- PCIE_RX21+ PCIE_RX21- PCIE_RX22+ PCIE_RX22- PCIE_RX23+ PCIE_RX23- PCIE_RX24+ PCIE_RX24- PCIE_RX25+ PCIE_RX25- PCIE_RX26+ PCIE_RX26- PCIE_RX27+ PCIE_RX27- PCIE_RX28+ PCIE_RX28- PCIE_RX29+ PCIE_RX29- PCIE_RX30+ PCIE_RX30- PCIE_RX31+ PCIE_RX31-

Type 7
RowC & DowD
PN = 1654M0001

RAPID_SHUTDOWN

GND_47 GND_48 GND_49 GND_50 GND_51 GND_52 GND_53 GND_54 GND_55 GND_56

RSVD_1 RSVD_2 RSVD_3 RSVD_7 RSVD_8 RSVD_10 RSVD_11 RSVD_12 RSVD_22 RSVD_23 RSVD_24 RSVD_25 RSVD_26

GND_37 GND_36 GND_35 GND_34 GND_33 GND_32 GND_31 GND_30 GND_29 GND_28 GND_27 GND_26 GND_25 GND_24 GND_23 GND_22 GND_21 GND_20 GND_19 GND_18 GND_17 GND_16 GND_15 GND_14 GND_13 GND_12 GND_11 GND_10 GND_9 GND_8 GND_7 GND_6 GND_5 GND_4 GND_3 GND_2 GND_1

GND_38 GND_39 GND_40 GND_41 GND_42 GND_43 GND_44 GND_45 GND_46

220P,180D,MALE,2857739-1

PHY mode capability pin: Indicates if the PHY for 10G lanes 0 and 1 is capable of configuration by I2C. High indicates MDIO-only configuration, and low indicates configuration capability via I2C or MDIO.

+V3P3A

10G_CAP23 R764 10K R0201
10G_CAP01 R763 10K R0201

From SoC Quad 0

10G

10G_KR_TX3+ 10G_KR_TX3- 10G_KR_TX2+ 10G_KR_TX2- 10G_KR_TX1+ 10G_KR_TX1- 10G_KR_TX0+ 10G_KR_TX0-
10G_KR_RX3+ 10G_KR_RX3- 10G_KR_RX2+ 10G_KR_RX2- 10G_KR_RX1+ 10G_KR_RX1- 10G_KR_RX0+ 10G_KR_RX0-

LAN_TX_P3 [8] LAN_TX_N3 [8] LAN_TX_P2 [8] LAN_TX_N2 [8] LAN_TX_P1 [8] LAN_TX_N1 [8] LAN_TX_P0 [8] LAN_TX_N0 [8]
LAN_RX_P3 [8] LAN_RX_N3 [8] LAN_RX_P2 [8] LAN_RX_N2 [8] LAN_RX_P1 [8] LAN_RX_N1 [8] LAN_RX_P0 [8] LAN_RX_N0 [8]

10G_PHY_CAP_23 10G_PHY_CAP_01 — 10G_CAP23 [27] 10G_CAP01 [27]

10G_SFP_SCL3 10G_SFP_SDA3 10G_SFP_SCL2 10G_SFP_SDA2 10G_SFP_SCL1 10G_SFP_SDA1 10G_SFP_SCL0 10G_SFP_SDA0

R766 0 LAN_I2C_SCL_MDC_P3
R797 0 LAN_I2C_SDA_MDIO_P3
R765 0 LAN_I2C_SCL_MDC_P2
R796 0 LAN_I2C_SDA_MDIO_P2
R762 0 LAN_I2C_SCL_MDC_P1
R793 0 LAN_I2C_SDA_MDIO_P1
R761 0 LAN_I2C_SCL_MDC_P0
R792 0 LAN_I2C_SDA_MDIO_P0

10G_INT3 10G_INT2 10G_INT1 10G_INT0

R10836 X/0
R10837 0
10G_INT0 [8] ETH_GPIO7 [8] From PHY_INT

10 G Sideband

10G_SDP3 10G_SDP2 10G_SDP1 10G_SDP0

10G_PHY_RST_23 10G_PHY_RST_01

R798 0
R791 0
R10838 X/0
BUF_PLT_RST# [13,23,29] ETH_GPIO6 [8] To PHY_Reset

10G_LED_SDA 10G_LED_SCL

R795 0
R794 0
LAN_LED_DAT [27] LAN_LED_CLK [27]

10G_PHY_MDC_SCL3 10G_PHY_MDIO_SDA3 10G_PHY_MDC_SCL2 10G_PHY_MDIO_SDA2 10G_PHY_MDC_SCL1 10G_PHY_MDIO_SDA1 10G_PHY_MDC_SCL0 10G_PHY_MDIO_SDA0

R801 0
R768 0
R800 0
R767 0
R789 0
R760 0
LAN_I2C_SCL_MDC_P3 [8]
LAN_I2C_SDA_MDIO_P3 [8]
LAN_I2C_SCL_MDC_P2 [8]
LAN_I2C_SDA_MDIO_P2 [8]
LAN_I2C_SCL_MDC_P1 [8]
LAN_I2C_SDA_MDIO_P1 [8]

R788 X/0
R759 X/0
LAN_I2C_SCL_MDC_P0 [8]
LAN_I2C_SDA_MDIO_P0 [8]

R10833 0
R10834 0
ETH_MDC4 [8]
ETH_MDIO4 [8] To PHY

PCI-E

PCIE_RX6+ PCIE_RX6- PCIE_TX6+ PCIE_TX6-
PCIE_6_RXP [10] PCIE_6_RXN [10] PCIE_6_TXP [10] PCIE_6_TXN [10]

PCIE_RX7+ PCIE_RX7- PCIE_TX7+ PCIE_TX7-
PCIE_7_RXP [10] PCIE_7_RXN [10] PCIE_7_TXP [10] PCIE_7_TXN [10]

Super Speed USB

USB_SSTX0+ USB_SSTX0- USB_SSRX0+ USB_SSRX0-
USB3_0_TXP [10] USB3_0_TXN [10] USB3_0_RXP [10] USB3_0_RXN [10]

USB_SSTX1+ USB_SSTX1- USB_SSRX1+ USB_SSRX1-
USB3_1_TXP [10] USB3_1_TXN [10] USB3_1_RXP [10] USB3_1_RXN [10]

USB_SSTX2+ USB_SSTX2- USB_SSRX2+ USB_SSRX2-
USB3_2_TXP [10] USB3_2_TXN [10] USB3_2_RXP [10] USB3_2_RXN [10]

USB_SSTX3+ USB_SSTX3- USB_SSRX3+ USB_SSRX3-
USB3_3_TXP [10] USB3_3_TXN [10] USB3_3_RXP [10] USB3_3_RXN [10]

TP-00 TP63 RAPID_SHUTDOWN C67

R758 4.7K TP64 TP-00 R787 4.7K

A0.2 modify

[28] CLK_100M_GEN4_DP R10867 0ohm, 5% R0402
[28] CLK_100M_GEN4_DN R10868 0ohm, 5% R0402

[12] SMB_VPP_DATA
[12] SMB_VPP_CLK
[12] SMB_VPP_ALERT#

SMBus for PCIe Hotplug(PCH)

SMBB_PEHPCPU_GTL_SCL
SMBB_PEHPCPU_GTL_SDA

[12] PU_IRQ_CPU_MCSMBUS_ALRT_N

SMBus for PCIe Hotplug(CPU)

P1V05 +V3P3A +V3P3A

C273 0.1uF, C270 0.1uF,

U27
PCA9617ADPJ
VCCA VCCB SCLA SCLB SDAA SDAB GND EN
SMBB_PEHPCPU_GTL_SCL_R
SMBB_PEHPCPU_GTL_SDA_R

R411 348 R401 348
R407 20 R402 20
R378 10K 1% R0402 +V3P3A

[12] SMB_PEHPCPU_GTL_SCL
[12] SMB_PEHPCPU_GTL_SDA

AAEON Technology INC.

Title: Row C/D

Size: Custom | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 25 of 45

BIOS



SPI isolation



BIOS Switch

(TF)BIOS Label.AMI.AMI-AptioTM DT(C)2006

BIOS selection

Mode	BIOS_SEL0#
Module	0(Default)
Carrier	1

BIOS Source

Signal	BIOS_SEL0# = 0(A=B1)	BIOS_SEL0# = 1(A=B2)
SPI_CLK_F	SPI_CLK_COM	SPI_CLK_CB
SPI_SI_F	SPI_SI_COM	SPI_SI_CB
SPI_SO_F	SPI_SO_COM	SPI_SO_CB
SPI_CE0#_F	SPI_CS0#_COM	SPI_CS0#_CB



INPUTS		FUNCTION
$\overline{OE}$	S	
L	L	A port = B1 port
L	H	A port = B2 port
H	X	Disconnect

SPI ROM Flash Tool



EC - IT5571/WDT

20220114, A03, Remove D11, R9191, R274, Reserve D22, Add D23

20220105, A03, remove U11, FB5, Place R187 to change Power rail to +3P3A

20220118, A03, Change Part of D6 to D24, D25 and remove R259 to reduce spacing.

20220114, A03, Change P/N of D21 from 1301005447 to 1301793040 and remove R10839 to reduce spacing.

20220118, A03, Change parts from R172, R187 to PSP3, PSP4

20220125, A03, Remove R9222~R9225 for PE request.

A0.2 modify

While EC's VSTBY power rise from 0V to 3.3V, GPD2 must be pulled down. (HW strapping)

Close to Pin K2

The entry of the test mode. Don't place pull-up resistor

20220111, A03, Add R206, R213, R222, R230 to LAN_LED2, 5, 8 and 11 for 10G LAN active LED issue.

GPG2 must be pulled up. (HW strapping)

20220118 A03, Remove R272

20220118 A03, Remove R9189

20220118 A03, Remove R235

20211222, A03, Change net name at SW1.1 from AutoBtn# to S3_S5_GATE by the function define by EC.

20211220, A03, remove R354 and R355.

20220118, A03, Remove R466

A0.2 modify

BIOS selection

Mode	BIOS_SEL0#
BIOS_DIS0#=Low	0(Default, Boot from Module)
BIOS_DIS0#=High	1(Boot from C/B)

EC SPI ROM FLASH TOOL

AAEON Technology INC.		
AAEON An ASUS Company	Title: EC - IT5571/WDT	
	Size: A2	Document Number: COM-ICDB7 Rev: A0.3_0_0
	Date: Tuesday, February 15, 2022	Sheet 27 of 45

PCIE GEN4 Clock Generator



<Core Design>

AAEON Technology INC.

Title	PCIE GEN4 Clock Generator	
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 28 of 45	

CMOS



LPC/eSPI Connector



LPC/eSPI selection

Mode	CB_ESPI_EN#
eSPI	0(A=B0)
LPC	1(Default) (A=B1)

20211202, A03, Add PMBUS_DATA/CLK for Power team

SM BUS ADDRESS 0XAC

TPM





20220118, A03, Change Part of D13, D12 to D26, D27 to reduce spacing.

Power LED

20211210, A03, Change power at R463 from +V5S to +V3P3S.



H/W Monitor



<Core Design>

AAEON Technology INC.

Title: TPM/LPC/H/W Monitor

Size: Custom | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 29 of 45

+V5_SBY



20211222, A03,
1. Add C190 and C196 to soft starting +V5A1 for +V5_SBY ramp up issue.
2. Change FB6 to PSP2 to reduce spacing for layout.

Default: Undervoltage lockout set point = 4.3 V

+V5_DUAL

+V5A switch circuit



P12V_P5V_AUX



AAEON Technology INC.

Title: +V5_DUAL		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 30 of 45	

Boot Sequence

RSMRST#





PCH_PWROK



+V5A Enable



+VPP/+V3P3S Enable



COM Mounting Holes





CPU_PROCHOT



AAEON Technology INC.		
Title: Boot Sequence		
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 31 of 46	

System Power

+V3P3S



20211210, A03, Change net name from CB_SLP_S3# to PWRGD_PS to meet the sequence of CRB.

+V5S

20211210, A03, Remove U26 and Power +V5S

Discharge



20211210, A03, Remove Q25 and the discharge circuits of +V3P3S and +V5S

20211210, A03,
1. Add Q24B for +VIN_EXT discharge
2. Change R823 from 100R to 1.5K to meet resistor of 1/10W

20220118 A03, Remove R825

P1V8_AUX_NAC



P1V8_NACDELAY is P1V8_AUX gated to SoC via FET or similar after P1V05_NAC is stable

AAEON Technology INC.			
Title: System Power			
Size: Custom	Document Number: COM-ICDB7		Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 32 of 46		

PWR +V5A



PWR +V3P3A



<Core Design>

AAEON Technology INC.

Title	PWR +V5A/+V3P3A	
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 33 of 45	

PWR PVCCIN_CPU/P1V8_1

VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCIN_CPU	00h		60h	04h (VR13, 10mV VID table)
P1V8	01h			04h (VR13, 10mV VID table). See Note 1.
P1V05	03h		84h	07h (VR13, 5mV VID table). See Note 1.
PVNN_PCH	05h		82h	07h (VR13, 5mV VID table)
PVDDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table))
PVNN_NAC		04h	7Ch	07h (VR13, 5mV VID table)
PVCCANA_CPU		05h		07h (VR13, 5mV VID table. See Note 1.

Note:
1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.

20220106, A03, Reserve R76 for Power team suggestion.

20220106, A03,Reserve R141 for Power team suggestion.

Channel 1: PVCCIN
Channel 2: P1V8

4V> EN1 > 0.8V

	PVCCIN/600KHz	P1V8/600KHz
TDC	50A	2A
IccMax	147A	2.6A
Vboot	1.8V	1.8V
Load Line	1.4mohm	mohm
SVID Address	00h, SVID0 Bus #1	01h, SVID0 Bus#1

<Core Design>

AAEON Technology INC.

Title: PWR PVCCIN_CPU/P1V8_1

Size: C | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Tuesday, February 15, 2022 | Sheet 34 of 45

PWR PVCCIN_CPU/P1V8_2



1.6V - 2.0V / 50A

PVCCIN
TDC PL2 : 50A
Peak Current : 147A
Load line : m ohm
DCR Mohm : 0.125m +/- 10%



<Core Design>

AAEON Technology INC.

Title	PWR PVCCIN_CPU/P1V8_2		
Size	Document Number		Rev
Custom	COM-ICDB7		A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 35	of 45	

PWR PVCCIN_CPU/P1V8_3



<Core Design>

AAEON Technology INC.

Title	PWR PVCCIN_CPU/P1V8_3	
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 36 of 45	

PWR PVCCIN_CPU/P1V8_4

1.8V / 2A

P1V8
TDC : 2A
Peak Current : 2.6A



<Core Design>

AAEON Technology INC.

Title	PWR PVCCIN_CPU/P1V8_4	
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 37 of 45	

PWR PVNN_NAC/ PVCCANA_CPU_1

Table 17-5. VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCIN_CPU	00h		60h	04h (VR13, 10mV VID table)
P1V8	01h			04h (VR13, 10mV VID table). See Note 1.
P1V05	03h		84h	07h (VR13, 5mV VID table). See Note 1.
PVNN_PCH	05h		82h	07h (VR13, 5mV VID table)
PVDDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table))
PVNN_NAC		04h	7Ch	07h (VR13, 5mV VID table)
PVCCANA_CPU		05h		07h (VR13, 5mV VID table. See Note 1.

Note:
1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.

20211207, A03,
1. Change R519 from resistor (1206) to Short Pad (0603) to reduce the space.
2. Change Power source from +VIN_EXT to P12V_P5V_AUX for boot up sequence issue.

Channel 1: PVNN_NAC
Channel 2: PVCCANA_CPU

4V> EN1 > 0.8V

A0.2 modify

CooperLake-300W	PVNN_NAC/600KHz	PVCCANA/600KHz
TDC	16.7A	1.1A
IccMax	17.6A	1.7A
Vboot	0.74V	1.0V
Load Line	0mohm	0mohm
SVID Address	04h, SVID1 Bus #2	05h,SVID1 Bus #2

<Core Design>

AAEON Technology INC.

Title	PWR PVNN_NAC/ PVCCANA_CPU_1	
Size: A2	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 38 of 45	

PWR PVNN_NAC/ PVCCANA_CPU_2

0.74V / 16.7A

PVNN_NAC
TDC : 16.7A
Peak Current : 17.6A
OCP Current :
DCR Mohm : 2.5MOHM
F=Khz



0.9V - 1.1V / 1.1A

PVCCANA
TDC : 1.1A
Peak Current : 1.7A
OCP Current :
DCR Mohm : 65mohm
F=Khz



<Core Design>

AAEON Technology INC.

Title	PWR PVNN_NAC/ PVCCANA_CPU_2	
Size: C	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 39 of 45	

PWR PVDDQ_ABC_CPU_1

Table 17-5. VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCIN_CPU	00h		60h	04h (VR13, 10mV VID table)
P1V8	01h			04h (VR13, 10mV VID table). See Note 1.
P1V05	03h		84h	07h (VR13, 5mV VID table). See Note 1.
PVNN_PCH	05h		82h	07h (VR13, 5mV VID table)
PVDDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table))
PVNN_NAC		04h	7Ch	07h (VR13, 5mV VID table)
PVCCANA_CPU		05h		07h (VR13, 5mV VID table. See Note 1.

Note:
1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.



	PVDDQ/800KHz	
TDC	39A	
IccMax	47A	
Vboot	1.2V	
Load Line	0.3mohm	
SVID Address	00H, SVID1 Bus #2	

<Core Design>

AAEON Technology INC.

Title	PWR PVDDQ_ABC_CPU_1	
Size C	Document Number COM-ICDB7	Rev A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 40 of 45	

PWR PVDDQ_ABC_CPU_2



PWR PVPP_CPU_ABC

2.41V - 2.75V / 6.6A

PVPP_ABCD
TDC : 6.6A
Peak Current : 8.9A
OCP Current : NA
DCR Mohm : 4.8mohm
F=Khz



PWR PVTT_CPU_ABC

0.6V/ 1.7A



<Core Design>

AAEON Technology INC.

Title	PWR PVPP_CPU_ABC/PVTT_CPU_ABC	
Size: Custom	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 42 of 45	

PWR PVNN_PCH/ P1V05_1

Table 17-5. VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCIN_CPU	00h		60h	04h (VR13, 10mV VID table)
P1V8	01h			04h (VR13, 10mV VID table). See Note 1.
P1V05	03h		84h	07h (VR13, 5mV VID table). See Note 1.
PVNN_PCH	05h		82h	07h (VR13, 5mV VID table)
PVDDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table))
PVNN_NAC		04h	7Ch	07h (VR13, 5mV VID table)
PVCCANA_CPU		05h		07h (VR13, 5mV VID table. See Note 1.

Note:
1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.



	P1V05 VR/800KHz	PVNN PCH/800KHz
TDC	7.8A	7A
IccMax	10.2A	7.4A
Vboot	1.05V	0.8V
Load Line	0mohm	0mohm
SVID Address	03h, SVID0 Bus #1	05h, SVID0 Bus #1

<Core Design>

AAEON Technology INC.

Title	PWR PVNN_PCH/ P1V05_1	
Size C	Document Number COM-ICDB7	Rev A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 43 of 45	

PWR PVNN_PCH/ P1V05_2

0.8V / 7A

PVNN PCH
TDC : 7A
Peak Current : 7.4A



1.05V / 7.8A

P1V05 VR
TDC : 7.8A
Peak Current : 10.2A



<Core Design>

AAEON Technology INC.

Title	PWR PVNN_PCH/ P1V05_2	
Size: C	Document Number: COM-ICDB7	Rev: A0.3_0_0
Date: Tuesday, February 15, 2022	Sheet 44 of 45	

Revision History

01. Project code: E210809
02. Model name: COM-ICDB7 COM-ICDB7 A0.3_0_0 PCB: 1907ICD702 BOM: 9697ICD709~ Date: 2022/01/13 (TF)PCB.COM-ICDB7.Rev.A0.3_0_0.HDI.(2+10+2).14Layers.Green.1*1.125x95x2.0mm
03. Model revision: A0.3_0_0
04. 96-Level: 9697ICD709
05. PCB 料號: 1907ICD702
06. PCB 厚度: 2.0 mm
07. PCB 層數: 14 Layer
08. 連板數量: 2 pcs
09. PCB VIA: HDI/2+10+2
10. Material: TU-883
11. PCB Dimension: 125x95mm

(TF)ASS'Y.COM-ICDB7.Rev.A0.3_0_0.INTEL Icelake-D

BOM NUMBER	CPU	P/N
9697ICD709	D-1746TER	144X000246
9697ICD710	D-1732TE	144X000247
9697ICD711	D-1712TR	144X000248
9697ICD712	D-1735TR	144X000249
9697ICD713	D-1715TER	144X000250

Date	Revision	Page	Modification list	Reason
2020/9/27	A0.1_0_0	1-45	First Release	First Release
2021/7/14	A0.2_0_0	1-45	1. Add D21 for WDT# reset 2. Update SoC U14 symbol 3. Add NAC pull down resistor R10850~R10856 4. Modify LPC/eSPI mux function(U28) circuit 5. R705 un-mount 6. R679 mount for DCI 7. Change C582/C584 to 0.22uF for power sequence 8. Add CLK_100M_GEN4_DP/DN for PEG GEN4 clock to carrier board 9. C129 un-mount for FAN TAC 10. R471 net change to +V5_DUAL 11. R305/R711 un-mount for power sequence 12. Add R10858/R10869 for power sequence	Fix A0.1 bug.
20211210	A0.3_0_0	24	Reserve R74 and PM_RSMRST# for Power up at S3 fail issue	Reserve R74 and PM_RSMRST#.
20211214	A0.3_0_0	24	Add Net name LAN1_LED_LINK#	Add Net name LAN1_LED_LINK#
20211213	A0.3_0_0	26	Change P/N of SPI1 from 1463X00011 to 1463X00014 for EOL.	Change P/N of SPI1 from 1463X00011 to 1463X00014.
20211220	A0.3_0_0	27	remove R354 and R355.	remove R354 and R355.
20211222	A0.3_0_0	27	Change net name at SW1.1 from AutoBtn# to S3_S5_GATE	Change net name at SW1.1 from AutoBtn# to S3_S5_GATE by the function define by EC.
20220105	A0.3_0_0	27	remove U11, FB5, Place R187 to change Power rail to +3P3A	remove U11, FB5, Place R187 to change Power rail to +3P3A
20220111	A0.3_0_0	27	Add R206, R213, R222, R230 to LAN_LED2, 5, 8	Add R206, R213, R222, R230 to LAN_LED2, 5, 8 and 11 for 10G LAN active LED issue.
20211202	A0.3_0_0	29	Add PMBUS_DATA/CLK for Power team	Add PMBUS_DATA/CLK for Power team
20211210	A0.3_0_0	29	Change power at R463 from +V5S to +V3P3S.	Change power at R463 from +V5S to +V3P3S.
20211222	A0.3_0_0	30	1. Add C190 and C196 to soft starting +V5A1 for +V5_SBY ramp up issue. 2. Change FB6 to PSP2 to reduce spacing for layout.	1. Add C190 and C196 2. Change FB6 to PSP2
20211210	A0.3_0_0	31	Remove R9207, change net name of V3.3A_RSMRST# to PM_RSMRST#	Remove R9207, change net name of V3.3A_RSMRST# to PM_RSMRST#
20211210	A0.3_0_0	31	Change AND GATE from 3 input to 2 input for remove net of CB_PWRGD_PS.	Change AND GATE from 3 input to 2 input
20211210	A0.3_0_0	32	Change net name from CB_SLP_S3# to PWRGD_PS to meet the sequence of CRB.	Change net name from CB_SLP_S3# to PWRGD_PS
20211210	A0.3_0_0	32	Remove Q25 and the discharge circuits of +V3P3S and +V5S	Remove Q25 and the discharge circuits of +V3P3S and +V5S
20211210	A0.3_0_0	32	1. Add Q24B for +VIN_EXT discharge 2. Change R823 from 100R to 1.5K to meet resistor of 1/10W	1. Add Q24B for +VIN_EXT discharge 2. Change R823 from 100R to 1.5K to meet resistor of 1/10W
20211210	A0.3_0_0	32	Remove U26 and Power +V5S	Remove U26 and Power +V5S
20211207	A0.3_0_0	33	Remove R10858 and Place R10857 for boot up sequence issue.	Remove R10858 and Place R10857
20211210	A0.3_0_0	33	Add R75 and +VIN_EXT_RDY for Power up issue, to enable +V5A by +VIN_EXT ready.	Add R75 and +VIN_EXT_RDY
20220106	A0.3_0_0	34	Reserve R76 for Power team suggestion	Reserve R76
20220106	A0.3_0_0	34	Reserve R141 for Power team suggestion.	Reserve R141
20211207	A0.3_0_0	38	1. Change R519 from resistor (1206) to Short Pad (0603) to reduce the space. 2. Change Power source from +VIN_EXT to P12V_P5V_AUX for boot up sequence issue.	1. Change R519 from resistor (1206) to Short Pad (0603) 2. Change Power source from +VIN_EXT to P12V_P5V_AUX
20211209	A0.3_0_0	42	Remove R10869 and place R494 to meet sequence request.	Remove R10869 and place R494

AAEON Technology INC.

Title: Revision History

Size: A2 | Document Number: COM-ICDB7 | Rev: A0.3_0_0

Date: Friday, February 18, 2022 | Sheet 45 of 45