


System block diagram



Page	Index
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDI
6	SoC DDR4
7	SoC SPI/LPC/SMBus
8	SoC HDA/SD
9	SoC PCIe/SATA/USB
10	SoC PCIe_CLK/ RTC
11	SoC eMMC
12	SoC System
13	SoC Power
14	PCH Power
15	SoC GND
16	SoC Strap
17	TYPE10 RAW A/B
18	DDR4
19	DDR4
20	LAN-I219
21	EC-IT8528
22	RSMEST# Control
23	FAN/BIOS/ LPC/ HW Monitor
24	NV5A Dual_DischARGE_Misc
25	PWR_+V5A/ +V3P3A
26	PWR_+V1P05A/ +VCCIO
27	PWR_+VDDQ/+VDDQ_VPP/+V1P8A
28	PWR_+VCCSTG/+VCCSFR_OC
29	PWR_+V12S/ +V5S/ +V3P3S
30	PWR_IMVP8 Controller
31	PWR_+VCCCORE
32	PWR_+VCCGT/ +VCCSA
33	Revision History
34	
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	
45	

SoC GPIO Pins :

[illegible]

EC GPIO Pins :


SMBus/I2C Addresses :

Device	address
I219	0XC8

Board ID

ID0	ID1	Description
0	0	Micron DDR4 8G
0	1	Samsung DDR4 4G
1	0	N/A
1	1	N/A

PCB Footprints

















BOM


BOM	Description
9697NAWU06-D	Celeron 4305UE.DDR4 4GB(Samsung).eMMC 32G
9697NAWU07-D	I3-8145UE.DDR4 8GB(Micron).eMMC 64G
9697NAWU08-D	I5-8365UE.DDR4 8GB(Micron).eMMC 64G
9697NAWU09-D	I7-8665UE.DDR4 8GB(Micron).eMMC 64G

PCB STACK :


Board: FR4
Impedence: 50ohm +/-10%
Thickness: 2.0mm +/-10%

- | | |
|--|----------------------------|
|  | Layer 1 : Component (Top) |
|  | Layer 2 : GND (GND1) |
|  | Layer 3 : Signal (IN1) |
|  | Layer 4 : GND (GND2) |
|  | Layer 5 : Signal (IN2) |
|  | Layer 6 : POWER (VCC) |
|  | Layer 7 : POWER (VCC) |
|  | Layer 8 : Signal (IN3) |
|  | Layer 9 : GND (GND3) |
|  | Layer 10 : Signal (IN4) |
|  | Layer 11 : GND (GND4) |
|  | Layer 12 : Signal (IN5) |
|  | Layer 13 : GND (GND5) |
|  | Layer 14 : Solder (Bottom) |

WHU

	AEEON Technology INC.		
	Title		
	System Setting		
	Size	Document Number	Rev
	Custom NANOCOM-WHU	A0.3_0_0	
Date: Thursday, January 02, 2020		Sheet 2	of 34

Power Delivery



Example:

Enable

Solution IC

Function


Power Good

WHU





AAEON Technology INC.		
Power Delivery		
Doc	Document Number	Rev
Custom	NANOCOM-WHU	A0.3_0_0
Date: Thursday, January 10, 2020 Sheet 3 of 34		



○_{ATX} ○_{AT}




SoC DDI




SoC DDR4






DDR4 VR Enable Level Shifter



<p>TOP SWAP OVERRIDE</p> <p>GPP_B14 R93 Do Not Stuff 5% R0402</p> <p>High - Top Swap Enable Low - Disable Weak Internal PD</p>	<p>NO REBOOT</p> <p>+V3P3S</p> <p>GPP_B18 R94 Do Not Stuff R0402 R96 Do Not Stuff R0402</p> <p>High - No Reboot Low - Reboot Enable Weak Internal PD</p>
<p>BOOT BIOS STRAP</p> <p>+V3P3S</p> <p>GPP_B22 R101 Do Not Stuff R0402 R103 Do Not Stuff R0402</p> <p>High - LPC Selected For System Flash Low - SPI Selected (Default) Weak Internal PD</p>	<p>JTAG ODT DISABLE</p> <p>+V3P3A</p> <p>GPPC_D12 R102 20K 5% R0402 R104 Do Not Stuff R0402</p> <p>High - JTAG ODT Enabled Low - JTAG ODT Disabled Weak Internal PU</p>
<p>Integrated CNVi Set t</p> <p>+V1P8A</p> <p>GPP_F6 R110 20K 1% R0201 R111 Do Not Stuff R0201</p> <p>High - Integrated CNVi disable Low - Integrated CNVi enable Weak Internal PU</p>	<p>a0.2</p>
<p>FLASH DESCRIPTOR SECURITY OVERRIDE</p> <p>+VCCPFAZIO_3P3_1P8_1P5</p> <p>HDA_SDOUT R114 Do Not Stuff R0402</p> <p>High - Overriden Low - Security Measures Not Overriden Weak Internal PD</p>	



SoC PCIe/SATA/USB






6.1.2.1 Cannon Lake U (CNL U) PCH-LP

Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL U PCH-LP

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	PCIe* #7	PCIe* #8	PCIe* #9	PCIe* #10	PCIe* #11	PCIe* #12	PCIe* #13	PCIe* #14	PCIe* #15	PCIe* #16
		PCIe* #2	PCIe* #3	PCIe* #4	PCIe* #5	PCIe* #6		GbE	GbE	GbE		SATA 0	SATA 1a	GbE	GbE	SATA 1b
Intel® RST Support	No Support			No Support			Yes			Yes						


SoC PCIE_CLK/ RTC

LAN i219
Carrier board





Whiskey Lake U				NANOCOM-WHU				Whiskey Lake U				NANOCOM-WHU			
1	USB3 #1	PCIE #1			USB3.0 to CB			USB2 #1				USB2 to CB			
2	USB3 #2	PCIE #2			USB3.0 to CB			USB2 #2				USB2 to CB			
3	USB3 #3	PCIE #3						USB2 #3				USB2 to CB			
4	USB3 #4	PCIE #4						USB2 #4				USB2 to CB			
5	USB3 #5	PCIE #5			PCIE [X4]			USB2 #5				USB2 to CB			
6	USB3 #6	PCIE #6			PCIE [X4]			USB2 #6				USB2 to CB			
7		PCIE #7	GbE		PCIE [X4]			USB2 #7				USB2 to CB			
8		PCIE #8	GbE		PCIE [X4]			USB2 #8				USB2 to CB			
9		PCIE #9	GbE		PCIE for LAN i219			USB2 #9							
10		PCIE #10		Intel RST				USB2 #10							
11		PCIE #11	SATA 0	Support											
12		PCIE #12	SATA 1A												
13		PCIE #13	GbE												
14		PCIE #14	GbE	Intel RST											
15		PCIE #15	SATA 1b	Support											
16		PCIE #16	SATA 2												

SoC eMMC




A0.3





WHU


WHU

	AEEON Technology INC.		
	Title		
	SoC System		
	Size	Document Number	Rev
	B	NANOCOM-WHU	A0.3_0_0
	Date: Thursday, January 02, 2020		Sheet 12 of 34

SoC Power



PCH Power



WHU



AAEON Technology INC.

Title **PCH Power**




Size	Document Number
Custom	NANOCOM-WHU

Rev **A0.3 0 0**


Date: Thursday, January 02, 2020

Sheet 14 of 34


SoC GND



WHU

 An ASUS Company		AEEON Technology INC.	
		Title SoC GND	
Size	Document Number	Rev	
	Custom	NANOCOM-WHU	
Date:	Thursday, January 02, 2020	Sheet	15 of 34

SoC Strap



DFXTESTMODE

+V1P05A

R216 1.5K R0402 1% R218 Do Not Solder R0402 1%

XDP_ITP_PMODE

High - DFXTESTMODE Disabled (Default)
Low - DFXTESTMODE Enabled
Weak Internal PU


DISPLAY PORT PRESENCE STRAP


CFG[4]


R215 Do Not Solder R0402 1% R217 1K R0402 1%


High - Disabled: No Physical Display Port Attached To eDP
Low - Enabled: An External Display Port Device Is Connected To The eDP

WHU		AAEON Technology INC.	
AAEON®		Title	
An ASUS Company		SoC Strap	
Size	Document Number	Rev	
B	NANOCOM-WHU	A0.3_0_0	
Date:	Thursday, January 02, 2020	Sheet	16 of 34











U41B			
A1	NC1	NC54	N14
A2	NC2	NC55	N15
M2	NC3	NC56	N12
M8	NC4	NC57	N13
A6	NC5	NC58	N14
A9	NC6	NC59	N1
A10	NC7	NC60	N2
A11	NC8	NC61	N11
A12	NC9	NC62	N12
A13	NC10	NC63	N13
A14	NC11	NC64	N12
B1	NC12	NC65	N13
B2	NC13	NC66	N14
B3	NC14	NC67	N1
B4	NC15	NC68	N2
B5	NC16	NC69	N11
B6	NC17	NC70	N12
B7	NC18	NC71	N13
B8	NC19	NC72	N14
B9	NC20	NC73	N1
B10	NC21	NC74	N2
B11	NC22	NC75	N11
B12	NC23	NC76	N12
B13	NC24	NC77	N13
B14	NC25	NC78	N14
C1	NC26	NC79	N1
C2	NC27	NC80	N2
C3	NC28	NC81	N11
C4	NC29	NC82	N12
C5	NC30	NC83	N13
C6	NC31	NC84	N14
C7	NC32	NC85	N1
C8	NC33	NC86	N2
C9	NC34	NC87	N11
C10	NC35	NC88	N12
C11	NC36	NC89	N13
C12	NC37	NC90	N14
C13	NC38	NC91	N1
C14	NC39	NC92	N2
D1	NC40	NC93	N11
D2	NC41	NC94	N12
D3	NC42	NC95	N13
D4	NC43	NC96	N14
D5	NC44	NC97	N1
D6	NC45	NC98	N2
D7	NC46	NC99	N11
D8	NC47	NC100	N12
D9	NC48	NC101	N13
D10	NC49	NC102	N14
D11	NC50	NC103	N1
D12	NC51	NC104	N2
D13	NC52	NC105	N11
D14	NC53	NC106	N12
E1	RFU1	NC107	N13
E2	RFU2		N14
E3	RFU3		N1
E4	RFU4		N2
E5	RFU5		N11
E6	RFU6		N12
E7	RFU7		N13
E8	RFU8		N14
E9	RFU9		N1
E10	RFU10		N2


WHU




Title		
EMMC		
Size	Document Number	Rev.
Custom	NANOCOM-WHU	A0.3_0_0
Date: Thursday, January 02, 2020		Sheet: 22 of 34



close to CPU





1462002564 (TF)IC.Flash Memory.256M Bit serial.SOP-8(209mil).w/ Dual & Quad SPI.SMD.MACRONIX.MX25L25645GM2I-08G
A0.2 Change to 32M



a0.2 ADD

L: Module
H: Carrier




INPUTS		FUNCTION
OE	S	
L	L	A port = B1 port
L	H	A port = B2 port
H	X	Disconnect

WHU

AAEON Technology INC.		
Title		
FAN/BIOS/ LPC/ HW Monitor		
Size	Document Number	Rev
Custom	NANOCOM-WHU	A0.3_0_0
Date:	Thursday, January 02, 2020	Sheet 23 of 34

RSMRST# Control



$3.3V \times 10 / (10+33) = 0.767$

ENIN $V_{IH} = 0.3 \times V_{CC} + 0.2 = 1.19V$
ENIN $V_{IL} = 0.3 \times V_{CC} - 0.2 = 0.79V$

ENOUT/ENOUT# Voltage Low (MAX =0.4V),When
 $V_{in} < V_{th_falling} (ENOUT) / V_{in} >$
 $V_{th_rising} (ENOUT\#)$


Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY					
V _{CC} Operating Voltage Range	2.25		3.6	V	
V _{IN} Operating Voltage Range	0		22	V	
Supply Current		10	15	μA	
V _{IN} Rising Threshold, V _{TH_RISING}	0.56	0.6	0.64	V	V _{CC} = 3.3 V
V _{IN} Falling Threshold, V _{TH_FALLING}	0.545	0.585	0.625	V	V _{CC} = 3.3 V
V _{IN} Hysteresis		15		mV	


WHU

AAEON Technology INC.			
Title			
RSMEST# Control			
Size	Document Number	Rev	
B	NANOCOM-WHU	A0.3_0_0	
Date:	Thursday, January 02, 2020	Sheet 24	of 34


V5A_DUAL Switch



A0.2 PIN7,8 swap Pin5,6 /
Pin2 swap Pin4



Discharge Circuit




M1
material
Do Not Stuff

WHU




Title PWR_+V12A		
Size Custom	Document Number NANOCOM-WHU	Rev: A0.3_0_0
Date: Thursday, January 02, 2020		Sheet: 25 of 34


+V5A




+V3P3A




WHU

	AAEON Technology INC.		
	Title PWR_+V5A/ +V3P3A		
	Size	Document Number	Rev
	Custom NANOCOM-WHU		A0.3_0_0
Date: Thursday, January 02, 2020		Sheet 26	of 34

+V1P05A



+VCCIO




*Spec: It is strongly recommended that the SLP_S3# be a qualifying input signal to ALL_SYS_PWRGD logic, which drives IMVP_VR_ON inputs. Additionally, it is recommended that SLP_S3# also qualify the EN control to the VCCIO power supply


WHU

AAEON Technology INC.	
Title	PWR_+V1P05A/ +VCCIO
Size	Document Number
Custom	NANOCOM-WHU
Date: Thursday, January 02, 2020	Rev A0.3_0_0
Sheet 27	of 34



+VCCSTG




+VCCST_CPU




+VCCSFR_OC (VCC_PLL)



ALL_SYS_PWRGD





WHU



S3 / S5 Truth Table

State	S3	S5	VDDQ	VITREF	VTT
S0	Hi	Hi	On	On	On
S3	Low	Hi	On	On	Off(Hi-Z)
S4/S5	Low	Low	Off(Discharge)	Off(Discharge)	Off(Discharge)



AAEON Technology INC.


Title	PWR_+VDDQ/ +VDDQ_VPP/ +V1P8A
-------	------------------------------

Size	Document Number	Rev
Custom	NANOCOM-WHU	A0.3_0_0


Date: Thursday, January 02, 2020 Sheet 29 of 34

+V5S


+V3P3S



WHU


 An ASUS Company		AAEON Technology INC.	
		Title	
Size		Document Number	Rev
Date:		Thursday, January 02, 2020	Sheet 30 of 34
Custom		NANOCOM-WHU A0.3_0_0	

IMVP8 Controller




WHU


+VCCCORE




WHU

 An ASUS Company		AAEON Technology INC.	
		Title PWR +VCCCORE	
Size	Document Number	Rev	
Custom	NANOCOM-WHU	A0.3_0_0	
Date:	Thursday, January 02, 2020	Sheet	32 of 34

+VCCGT



+VCCSA



WHU

AAEON Technology INC.	
Title	+VCCCORE/+VCCGT/+VCCSA
Size	Document Number
C	NANOCOM-WHU
Date: Thursday, January 02, 2020	Rev A0.3_0_0
Sheet 33	of 34

HISTORY

Date	Revision	Page	Modification list	Reason
2019/4/XX	A0.1_0_0	1-32	First Release	First Release
2019/6/18	A0.2_0_0	25-32	Unmount C437 for cost down. Unmount R422 for Frequency adjust. Unmount C380 for cost down. Unmount C404 for cost down. Unmount R444 for Frequency adjust.Mount R442 for Frequency adjust. Monut C500 for Vin adjust Change R544 from 12kohm to 17.4kohm(1050517424) for OCP adjust. Monut C483 for Vin adjust. Unmount C489 for cost down. Change R543 from 10kohm to 17.4kohm(1050517424) for OCP adjust. Change R512 from 16kohm to 7.5kohm(1050507524) for OCP adjust. ADD R2617 8.2K for PWRBTN# sequence	For power test and request
2019/7/23 2019/8/6 2019/9/24	A0.2_0_0		Mount R212, un-mount R213 Change DIO signal to EC from chipset ADD EMMC U41 schematice ADD R2654 For EC ver:CSKUAE21 SCI#,SMI# remove diode and change to 0 ohm(R2652,R2653) Add Q16 for BIOS	
2019/12/25	A0.3_0_0		Add Board ID circuit	