

Page	Index
1	Cover Sheet
2	System Settings
3	Power Tree
4	Power Sequence
5	SOC_DDR
6	SOC_DISPLAY
7	SOC_SATA_PCIE_USB
8	SOC_LPC_SPI_EMMC_SD
9	SOC_SMBUS_GPIO
10	SOC_CLK_PCU_RTC
11	SOC_POWER I
12	SOC_POWER II
13	SOC_GND
14	DDR3L SODIMM
15	Level Shift
16	HDMI
17	PTN3460 eDP to LVDS
18	LAN_INTEL i210
19	Super I/O F81801U-I
20	mini-Card/mSATA
21	USB 3.0/2.0 PORT
22	Serial Port 1/2/SATA
23	HD AUDIO ALC892
24	H/W Mon/ Debug /CMOS
25	Auto Power Button/Power in
26	BIO/GPIO
27	PMIC_TPS650941_I
28	PMIC_TPS650941_II
29	Power VR : +5VA
30	Power VR : +V3.3A.+V1.5S
31	POWER SEQUENCE LOGIC
32	Revision History

SOC GPIO Pins :

Name	Power Well	Default	GPIO Function
GPIO_0	1.8V	20K PD/I	
GPIO_1	1.8V	20K PD/I	
GPIO_2	1.8V	20K PD/I	
GPIO_3	1.8V	20K PD/I	
GPIO_4	1.8V	20K PD/I	LVDS_RBIT0
GPIO_5	1.8V	20K PD/I	LVDS_RBIT1
GPIO_6	1.8V	20K PD/I	LVDS_RBIT2
GPIO_7	1.8V	20K PD/I	LVDS_RBIT3
GPIO_8	1.8V	20K PD/I	
GPIO_9	1.8V	20K PD/I	
GPIO_10	1.8V	20K PD/I	
GPIO_11	1.8V	20K PD/I	
GPIO_12	1.8V	20K PD/I	
GPIO_13	1.8V	20K PD/I	GPIO_PME#
GPIO_14	1.8V	20K PD/I	WAKE_RI#
GPIO_15	1.8V	20K PD/I	EN_USB
GPIO_16	1.8V	20K PD/I	LAN1_DISABLE#
GPIO_17	1.8V	20K PD/I	W_DISABLE0#
GPIO_18	1.8V	20K PD/I	W_DISABLE1#
GPIO_19	1.8V	20K PD/I	
GPIO_20	1.8V	20K PD/I	
GPIO_21	1.8V	20K PD/I	
GPIO_22	1.8V	20K PD/I	SATA_GPI0
GPIO_23	1.8V	20K PD/I	SATA_GPI1
GPIO_24	1.8V	20K PD/I	SATA_DEVSLP[0]
GPIO_25	1.8V	20K PD/I	SATA_DEVSLP[1]
GPIO_26	1.8V	20K PD/I/OP	SATA_LED_N
GPIO_27	1.8V	20K PD/I	
GPIO_28	1.8V	20K PD/I	
GPIO_29	1.8V	20K PD/I	
GPIO_30	1.8V	20K PD/I	
GPIO_31	1.8V	20K PD/I	
GPIO_32	1.8V	20K PD/I	
GPIO_33	1.8V	20K PD/I	PMIC_IRQ
GPIO_216	1.8V	20K PD/IO	
GPIO_217	1.8V	20K PD/IO	
GPIO_218	1.8V	20K PD/IO	
GPIO_219	1.8V	20K PD/IO/OP	

The Mapping Table For Super I/O F81801U GPIOs :

Name	PIN No.	Power	Type	Description & setting
GPIO[6]	42	+3.3V_ALW	I/OOD12t	
GPIO[12]	35	+3.3V	I/OOD12t	WDTRST#
GPIO[15]	36	+3.3V	I/OOD12,st,lv	None
GPIO[16]	37	+3.3V	I/OOD12,st,lv	
GPIO[20]	38	+3.3V	I/OOD12,st,lv	
GPIO[21]	39	+3.3V	I/OOD12t	
GPIO[22]	40	+3.3V	I/OOD12t	
GPIO[23]	41	+3.3V	I/OOD12t	
GPIO[30]	9	+3.3V	I/OOD12t	DCDB#
GPIO[31]	10	+3.3V	I/OOD12t	RIB#
GPIO[32]	11	+3.3V	I/OOD12t	CTSB#
GPIO[33]	13	+3.3V	I/OOD12t	DTRB#
GPIO[34]	14	+3.3V	I/OOD12t	RTSB#
GPIO[35]	15	+3.3V	I/OOD12t	DSRB#
GPIO[36]	16	+3.3V	I/OOD12t	TXB#
GPIO[37]	17	+3.3V	I/OOD12t	RXB#


I/OOD12st,lv : Low level bi-directional pin with schmitt trigger, can select to OD or OUT by register, with 12 mA source-sink capability.

I/OOD12t : TTL level bi-directional pin, can select to OD or OUT by register, with 12 mA source-sink capability

F75111RG GPIO Pins :

Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VS3V	Native	BOARDID_BIT0
GPIO11	5V	VS3V	Native	ADM213_EN
GPIO12	5V	VS3V	Native	81438_SD
GPIO13	5V	VS3V	Native	
GPIO14	5V	VS3V	Native	BOARDID_BIT1
GPIO15	5V	VS3V	Native	
GPIO16	5V	VS3V	Native	
GPIO17	5V	VS3V	Native	
GPIO20	5V	VS3V	Native	SEL_COM2_MD0
GPIO21	5V	VS3V	Native	SEL_COM2_MD1
GPIO22	5V	VS3V	Native	COM2_SLEW
GPIO23	5V	VS3V	Native	BIO-GPIO
GPIO24	5V	VS3V	Native	DIO_P0
GPIO25	5V	VS3V	Native	DIO_P1
GPIO26	5V	VS3V	Native	DIO_P2
GPIO27	5V	VS3V	Native	DIO_P3
GPIO30	5V	VS3V	GPIO	LVDS_EN
GPIO31	5V	VS3V	GPIO	
GPIO32	5V	VS3V	GPIO	
GPIO33	5V	VS3V	GPIO	LVDS_PD#

PCB Footprints



SMBus/I2C Addresses :

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
GPIO IC	6Eh
PTN3460 Slave	C0h


PCB STACK :

Impedence 50ohm +/-15%.


	Layer 1 : Component
	Layer 2 : GND
	Layer 3 : Signal
	Layer 4 : GND
XXXXXX	Layer 5 : Signal
	Layer 6 : VCC
	Layer 7 : Signal
	Layer 8 : Signal
	Layer 9 : GND
	Layer 10 : Solder




Title		
System Settings		
Size	Document Number	Rev:
B	PICOAPL1A10	A1.0_0_0
Date: Tuesday, June 27, 2017		Sheet: 2 of 32



Power-Up Sequencing (G3 to S0)–Adapter






mini-pcie1

BIO




LAN


BIO


mini-pcie2








Title SOC_SATA_PCIE_USB		
Size Custom	Document Number PICOAPL1A10	Rev: A1.0_0_0
Date: Tuesday, June 27, 2017		Sheet: 7 of 32












SODIMM#0










HDMI





Pearsonville(i211) /Springville(i210)











mSATA or Mini-Card

Mini-Card




USB3.0 x 2




COM1/RS232

Wake on Modem



COM2/ RS232/RS422/RS485



Interface setting

	RS232	RS422	RS485
Mode 1	0	0	1
Mode 2	1	0	1


Maximum Data Rate

SLEW	RS232	RS422/RS485
1	250kbps	250kbps
0	1Mbps	10Mbps


Layout note:
DCDB & RXB as differential pair.
TXB & DTRB as differential pair.

CN11 pin assignment


Pin	RS232	RS422	RS485
1	DCD	TX-	DATA-
2	DSR		
3	RX	TX+	DATA+
4	RTS		
5	TX	RX+	
6	CTS		
7	DTR	RX-	
8	RI		





Title Serial Port 1/2/SATA		
Size B	Document Number PICOAPL1A10	Rev: A1.0_0_0
Date: Tuesday, June 27, 2017		Sheet: 22 of 32





LPC Debug Connector





Voltage Monitor(Vcore, Vmem)




Temperature Monitor(CPU, SYS)




SPI BIOS




8 pin : 1651900860 (TF)IC SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0
1462001280 (TF)IC.Flash Memory.128M Bit serial.SOIC-8(208mil).SMD.w/ Dual & Quad SPI.Winbond.W25Q128FVSI

			Title	
			H/W Mon/ Debug /CMOS	
Size	Document Number	Rev:		
B	PICOAPL1A10	A1.0_0_0		
Date:	Tuesday, June 27, 2017	Sheet:	24 of 32	


+12V Power Input




Auto Power Button




Power LED





System Reset



Mounting Holes / Non-PTH




Front Panel




GPIO - F75111RG




Title		
BIO/GPIO		
Size Custom	Document Number PICOAPL1A10	Rev: A1.0_0_0
Date: <i>Tuesday, June 27, 2017</i>		Sheet: 26 of 32







Title Power VR : +V5A		
Size Custom	Document Number PICOAPL1A10	Rev: A1.0_0_0
Date: Tuesday, June 27, 2017		Sheet: 29 of 32

5A



$$V_{out} = 1.25 \times (1 + R2 / R1)$$



HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2016/3/20	A0.1	First Release.	1-31	Daniel	Chienkow
2	2017/1/5	A0.2	1.Add R72 for BIO-GPIO-OK_R pull up Page19 2.Add R477 for pwrbtn/psout pull up Page19 3.Add R55,R20 for spi resistor Page24 4.Add GPIO for pwrbtn(Q38.R475) Page09 5.Remove R102,R361 for 422/485 resistor Page22 6.Add I2C to LPC connector Page24,26 7.Add Q40 for SATA LED Page22 8.Add R491,R492 for PCIE_CLKRQ2# PCIE_CLKRQ3# Page20 9.Enable USB by +5VAPWRGD Page21 10.Add U34,CN19 for USB port Page21 11.Add Q41 for DDI0_HPD Page26 12.Add PCIE port4 to BIO connector Page26 13.Add 2200pf(1124522290) at DL1 to GND for glitch adjust 14.Change R464,L6 for +V5A output voltage adjust. Page29 15.Change R112,R299,R312 for OCP adjust. Page27 16.Add C397 for VNN_SVIDglitch adjust. Page27	1-31	Daniel	Chienkow
3	2017/5/18	A0.3	1.add power on reiser(R498) 2.LPC CN18change to 1655812130 (TF)WAFER BOX.12P.90D(M).SMD.1.0mm.W/Cap.PINREX.710-74-12TWR6 3.reverse pson(Q42) 4.DDCLK DDIDAT level shift(U40) 5.I2C level shift(U39) 6.BSS138 SPI(Q14) 7.PCH_PWROK to spi(R499) 8.LPC level shift(U50 U51)	1-31	Daniel	Chienkow



Title Revision History		
Size B	Document Number PICOAPL1A10	Rev: A1.0_0_0
Date: Tuesday, June 27, 2017		Sheet: 32 of 32