


Project Name : DN-V2K8

Project Number: 1907V2K800

Version: A0.1_0_0

Board Size: 84mm*55mm



Page	Index
1	TITLE PAGE
2	SYSTEM SETTING
3	POWER MAP
4	CLOCK MAP
5	POWER SEQUENCE
6	TIMING DIAGRAM
7	PROCESSOR 1 -LPDDR4
8	PROCESSOR 2 -PCIe/SATA
9	PROCESSOR 3-Display/SVID
10	PROCESSOR 4-AUDIO/MISC/I2C
11	PROCESSOR 5-CLK/LPC/UART
12	PROCESSOR 6-USB/WIFI
13	PROCESSOR 7-CAM
14	PROCESSOR 8-Power
15	PROCESSOR 9-GND
16	LPDDR4X_CHB-A
17	LPDDR4X_CHB-B
18	eDP
19	HDMI 1.4
20	PCIE FPC/SATA
21	M.2 Key M 2280
22	LAN1_RTL8111H
23	LAN2_I225
24	USB3.2
25	Super I/O_F81966
26	COM PORT/USB2.0/DIO
27	Port 80/FAN
28	SPI FLASH/RTC
29	DC IN/MISC
30	PWR01_+V3P3A/ +V5A
31	PWR02_+V1P8A/ +VDDPA(0.75V)
32	PWR03_+VDDQ/ +V0P6S_MEM
33	PWR04_ISL62776_VDDCR_VDD&SOC
34	PWR05_+VDDCR_VDD_2phase
35	PWR06_+VDD_SOC_1phase
36	PWR07_+V12S/+V5S/+V3P3S
37	PWR08_+V1P8S/ +VDDPS
38	SEQUENCE
39	HISTORY



SOC AGPIO Pins:

Nome		D. C	ania surativa
Name	Power Well	Default	GPIO Function
AGPIO0	VDD_33_S5		PM_PWRBTN#
AGPIO1	VDD_33_S5		PM_SYSRST#
AGPIO2	VDD_33_S5		PCIE_WAKE#
AGPIO3	VDD_33_S5		SMB_ALERT#
AGPIO4			APU_AGPIO4(TP)
AGPIO5			
AGPIO6			
AGPIO7			
AGPIO8	VDD_33_S0		SIO_OVT#
AGPIO9			
AGPIO10	VDD_33_S5		S0A3_GPIO
AGPIO11	VDD_33_S5		M2MDET
AGPIO12	VDD_33_S5		
AGPIO16			
AGPIO17	VDD_33_S5		USB_OC#_0
AGPIO18	VDD_33_S5		USB_OC#_1
AGPIO19	VDD_33_S5		I2C3_SCL
AGPIO20	VDD_33_S5		I2C3_SDA
AGPIO21			
AGPIO22	VDD_33_S5		SIO_PME#
AGPIO23	VDD_33_S5		AC_PRES
AGPIO24			
AGPIO29			
AGPIO30			
AGPIO31			
AGPIO32			LPC_RST#_R
AGPIO40			
AGPIO68			
AGPIO69			
AGPIO84			
AGPIO85			
AGPIO86			SPI_CLK2_R
AGPIO87			LPC_SERIRQ
AGPIO88			
AGPIO89			
AGPIO90			
AGPIO91			SPKR
AGPIO92	VDD_33		CLKREQ0#_LAN1
AGPIO115	VDD_33		CLKREQ1#_LAN2
AGPIO116	VDD_33		CLKREQ2#_FPC
AGPIO129	VDD_33/VDD_18		KBRST#
AGPIO130			SATA_ACT#
AGPIO144			
AGPIO256			
AGPIO257			
AGPIO258			
AGPIO259			
AGPIO260			
AGPIO261			
AGPIO262			+
AGPIO263			+
AGPIO264			
AGPIO265			
AGPIO269			
AGPIO270			1

SOC EGPIO Pins:

Name	Power Well	Default	GPIO Function		
		Dorault			
EGPIO26			PCIE_RST0#		
EGPIO27			PCIE_RST1#		
EGPIO42					
EGPIO67			SPI_ROM_REQ#		
EGPIO70					
EGPIO74			LPCCLK0		
EGPIO75			LPCCLK1		
EGPIO76					
EGPIO104			LAD0 ESPI1 DATA0		
EGPIO105			LAD1 ESPI1 DATA1		
EGPIO106			LAD2 ESPI1 DATA2		
EGPIO107			LAD3 ESPI1 DATA3		
EGPIO108	VDD 33		LPC DRQ#		
EGPIO109			LPC FRAME#		
EGPIO113	VDD 33		SMB_CLK		
EGPIO114	VDD 33		SMB DATA		
EGPIO120	VDD 33				
EGPIO121	VDD 33				
EGPIO131	VDD 33		CLKREQ3# M2M		
EGPIO132	VDD 33				
EGPIO140					
EGPIO141					
EGPIO142					
EGPIO143					
EGPIO145	VDD 33		12C0 CLK 3P3S		
EGPIO146	VDD_33		I2C0_DATA_3P3S		
EGPIO147	VDD 33		I2C1 CLK 3P3S		
EGPIO148	VDD 33		I2C1 DATA 3P3S		
EGPIO266	<u> </u>				
EGPIO267					
EGPIO268	1				
EGPIO271					

Advanced GPIO - can be used for interrupt, wake, or GPIO. Enhanced GPIO - can be used only for GPIO.

ES1066D CDIO Die


Name	Tolerance	Power Well	Default	Function
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#
GPIO01 GPIO02	5V 5V	LVSB3V LVSB3V	Native	ERP_CTRL1# SIO SUS WARN#
GPI002 GPI003	5V 5V	I_VSB3V	Native Native	SIO SUS WARN#
GPIO03		I_VSB3V		SIO_SUS_ACK#_K
GPI004	5V 5V	I VSB3V I VSB3V	Native Native	SIO SLP SUS#
GPI006	5V	I_VSB3V	Native	LAN1 DISABLE#
GPI007	5V	I VSB3V	Native	BID0
GPIO10	5V	I VSB3V	Native	FN USB2
GPI011	5V	I VSB3V	Native	EN USB3
GPIO12	5V	I VSB3V	Native	2.1 0000
GPIO13	5V	I VSB3V	Native	
GPIO14	5V	I VSB3V	Native	ATX_AT_TRAP
GPIO15	5V	I VSB3V	Native	WDT_RST#
GPIO16	5V	I VSB3V	Native	
GPIO17	5V	I_VSB3V	Native	PECI
GPIO20	5V	I_VSB3V	Native	ALERT#
GPIO21	5V	I VSB3V	Native	SIO ATXPG
GPIO22	5V	I_VSB3V	Native	PWSIN#
GPIO23	5V	I_VSB3V	Native	PM_PWRBTN#
GPIO24	5V	I_VSB3V	Native	PM_SLP_S3#
GPIO25	5V	I_VSB3V	Native	PS_ON#
GPIO26	5V	VBAT	Native	PCH_PWROK
GPIO27	5V	VBAT	Native	SIO_RSMRST#
GPIO30	5V	3VCC	Native	
GPIO31	5V	3VCC	Native	
GPIO32	5V	3VCC	Native	
GPIO33	5V	3VCC	Native	
GPIO34	5V	3VCC	Native	
GPIO35	5V	3VCC	Native	
GPIO36	5V	3VCC	Native	
GPIO37	5V	3VCC	Native	
GPIO40	5V	3VCC	Native	
GPIO41 GPIO42	5V 5V	3VCC 3VCC	Native Native	
	5V 5V			
GPIO43 GPIO44	5V	3VCC 3VCC	Native Native	-
GPI044 GPI045	5V 5V	3VCC	Native	
GPI045	5V	3VCC	Native	
GPI046	5V	3VCC	Native	
GPI050	5V	3VCC	Native	COM1 SLEW
GPI051	5V	3VCC	Native	COM1_OCEV
GPI052	5V	3VCC	Native	COM1 MODE1
GPI053	5V	3VCC	Native	COM1 MODE2
GPI054	5V	3VCC	Native	COM2 SLEW
GPIO55	5V	3VCC	Native	COM2 MODE0
GPI056	5V	3VCC	Native	COM2_MODE1
GPIO57	5V	3VCC	Native	COM2 MODE2
GPIO60	5V	3VCC	Native	
GPIO61	5V	3VCC	Native	
GPIO62	5V	3VCC	Native	
GPIO63	5V	3VCC	Native	
GPIO64	5V	3VCC	Native	
GPIO65	5V	I_VSB3V	Native	
GPIO66	5V	VBAT I VSB3V	Native	DPWROK
GPIO67	5V	I_VSB3V	Native	PM_SLP_S5#
GPIO70	5V	3VCC	Native	
GPI071	5V	3VCC	Native	
GPIO72	5V	3VCC	Native	CARD PWR EN
GPIO73	5V	3VCC	Native	
GPIO74	5V	3VCC	Native	
GPIO75	5V	3VCC	Native	
GPIO76	5V	3VCC	Native	
GPI077	5V	3VCC	Native	
GPIO80	5V	3VCC	Native	DIO_0
GPIO81	5V	3VCC	Native	DIO_1
GPIO82	5V	3VCC	Native	DIO_2
GPIO83	5V	3VCC	Native	DIO_3
GPIO84	5V	3VCC	Native	DIO_4
GPIO85	5V	3VCC	Native	DIO_5
GPIO86	5V	3VCC	Native	DIO_6
GPIO87	5V	3VCC	Native	DIO_7
GPIO90	5V	IFP	Native	LPC_DRQ#
GPIO91	5V	I VSB3V	Native	KBRST#
GPIO92	5V	I VSB3V	Native	BID1
GPI093	5V	I_VSB3V	Native	MSDAT#
GPIO94	5V	I_VSB3V	Native	MSCLK#
GPIO95	5V	3VCC	Native	FAN_1_TAC
GPIO96	5V	3VCC	Native	SIO_BKLCTL

SMBus/I2C Addresses :

Device	Address
GPIO IC (SIO 81966)	6Eh

PCB Footprints








Function	Imnpedance (Ω)	Trace Segmant
MDI	100	Main
PCIe	85	Main
SATA	85	Main
USB3.2	85	Main
eDP	85	Main
HDMI	85	Main
Diff CLK	85	Main
Mem_DAT STROBE	80	Main
Mem_CLK	72	Main
Mem_CMD	50	Main
Mem_CTL	50	Main
Mem_DAT	50	Main




Title			
Syst	tem Setting		
Size Custom	Document Number DN-V2K8		Rev: A0.1_0_0
Date: Mone	day, December 13, 2021	Sheet:	2 of 39













PROCESSOR 1-LPDDR4














PROCESSOR 3-Display/SVID FP6 processor Display Ports DisplayPort 0: eDP/DP/TMDS CPU1C DisplayPort 1: eDP/DP/TMDS • DisplayPort 2: eDP/DP/TMDS; or USB-C® with DP alt mode DISPLAY/SVI2/JTAG/TEST • DisplayPort 3: eDP/DP/TMDS; or USB-C with DP alt mode DP0_TXP0 DP0_TXN0 DP_BLON DP_DIGON · Maximum of 4 simultaneous outputs +V3P3S DP_VARY_BL DP0_TXP DDI0_AUX_DP DDI0_AUX_DN DP0_HPD DPO ALIXP To eDP To eDP DP0 TXP2 DP0_TXN2 R4 4.7K 5% R0201 R3 100K 1% DP1_AUXP DP1_AUXN DP1_HPD To HDMI DP0 TXP3 G23 H23 DP1_TXP0 DP1_TXN0 EDP_BKLT_EN F22 G22 DP1_TXP1 DP1_TXN1 Q1A EM6K7GT2R Q1B EM6K7GT2R To HDMI TS-SOT563 6 TS-SOT563 6 DP1_TXP2 DP1_TXN2 B23 DP_STEREOSYNC DP STEREOSYNC F20 DP1_TXP3 DP1_TXN3 R6 100K R7 4.7K 1% R0201 5% R0201 Design Note: 1:Enable HDMI Audio EDP_VDD_EN TEST4 BB6 × Q2B EM6K7GT2R TS-SOT563_6 AG12 TEST6 TS-SOT563 6 G25 K25 F25 10K 1% R0201 10K 1% R0201 10K 1% R0201 TEST15 TEST16 R13 R14 TEST17 H26 M_TEST +V3P3S TEST31 TEST41 ANALOGIO_0 R16 4.7K 5% R0201 TDO TCK TMS 100K 1% R020 EDP_BKLTCTL Q3B EM6K7GT2R RESET I SMU_ZVDD TS-SOT563_6 TS-SOT563_6 SID ALERT L VDDP S5 SENSE +VDDPA_SENSE_DP +VDDPS_SENSE_DP +VDD_SOC_SENSE_DP VDDP_SS_SENSE VDDP_SENSE VDDCR_SOC_SENSE VDDCR_SENSE VDDIO_MEM_S3_SENSE SVC0 0 5% R0201 0 5% R0201 0 5% R0201 SVD0 SVT0 VSS_SENSE_A VSS_SENSE_B +V1P8A 14-CPU-V2000-BGA1140-0 27pF 50V C0201 27pF 50V C0201 27pF 50V C0201 X/0.01uF 10V C0201 +V3P3S C23 _____0.01uF 10V C0201 1K 5% R0201 APU_RST# C30 | 0.1uF, 10V, C0201 APU_PWROK C31 | 0.1uF, 10V, C0201 X/0 5% R0201 APU_THERMTRIP# **PROCESSOR 3-Display** Document Numbe Rev: A0.1_0_0 DN-V2K8 an /SUS assoc. CO. Date: Monday, December 13, 2021 Sheet: 9 of 39

















LPDDR4_CHA-A(8GB)







Ca	pacitor	DRAM	VDD1-VSS	VDD2-VSS	VDDQ -VSS +MEM_VDDQ 0.6V	
Value	Package	Configuration	+MEM_1.8V	+APU_VDDIO_SUS		
	Size / Material	LPDDR4x	1.8V	1.1V		
		LPDDR4			1.1V	
22 μF	0603 X5R	x32	2	1	1	
0.22 μF	0402 X5R	x32	-	20	-	
0.1 μF	0402 X5R	x32	5	=	15	
180 pF	0402 X5R	x32	1	=	1	

MEON®	Title	LPD	DR4_CHA-A				
MITAI	Size		Document Number		Re		
	С		DN-V2K8		A0.	1_0)_0
an /ISUS assoc. co.	Date:	Mon	day, December 13, 2021	Sheet:	16	of	39

LPDDR4_CHA-B(8GB)

Material

0603 X5R

0402 X5R

0402 X5R

22 μF

0.1 µF

180 pF

LPDDR4

x32

x32

x32


2

5

1

20

-



44EÔN

LPDDR4 CHA-B

an /SUS assoc. co. Date: Monday, December 13, 2021

DN-V2K8


Rev: A0.1_0_0

Sheet: 17 of 39


1.1V


1


15




HDMI 1.4










LAN1_RTL8111H




LAN2_I225









COM1-RS232/RS422/RS485




COM2-RS232/RS422/RS485




Wake on Modem



USB2.0 *4 @2A



DIO 8BITS




From SUPER IO


TABLE 1: Mode Select Configuration for F81439

Pin 29 MODE_0	Pin 36 MODE_1	Pin28 MODE_2	Mode	Status
0	0	0	RS-422 Full Duplex	1T/1R RS-422
0	0	1	Pure RS-232	3T/5R RS-232.
0	1	0	RS-485 Half Duplex	1T/1R RS-485, TX ENABLE Low Active
0	1	1	RS-485 Half Duplex	1T/1R RS-485, TX ENABLE High Active
1	0	0	RS-422 Full Duplex	1T/1R RS-422 with termination resistor
1	0	1	Pure RS-232	1T/1R RS-232 co-exists with RS485 application without the need for the bus switch IC (for special usage).
1	1	0	RS-485 Half Duplex	1T/1R RS-485 with termination resistor TX ENABLE Low Active
1	1	1	Low Power Shutdown	All I/O pins are High Impedance


	Pin Mapping	3			Maxim	Maximum Slew rate control		
	RS-232	RS-485	RS-422		SLEW	RS-232	RS-485/RS	
R1_IN	DSR				0	1Mbps	10Mbps	
T1_OUT	RTS				1	250Kbps	250Kbps	
T2_OUT	TX		RS422_RX+ (A)	•				
T3_OUT	DTR		RS422_RX- (B)					
R2_IN	CTS							
R3_IN	RI							
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)					
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)					


RS-485/RS-422







COM PORT/USB2.0/DIO Rev: A0.1_0_0 an /SUS assoc. co. Date: Monday, December 13, 2021









PWR_+V5A@8.6A





PWR_+V3P3A@4.75A



MEON®	Title PWF	R01_+V3P3A/ +V5A		
TT-OIT	Size C	Document Number DN-V2K8		Rev: A0.1_0_0
an / assoc. co.	Date: Mon	lay December 13 2021	Sheet:	30 of 39










PWR_+VDDCR_VDD@70A +VIN 1181610185 Irms=21A 100U/ 16V/D2 size/(7.3*4.3*1.9mm) +V3P3A NO R282 NO BOHM, R0402 PC18E1 33uF,16TQC33MYFB, 16V, TC-3P5X2P8X1P9M C398 22uF 25V C0805 C397 22uF 25V C0805 C417 1uF 25V C0402 Phase1 +VDDCR_VDD C418 1uF 25V +VDDCR_VDD PGND5 PGND6 PGND7 PGND8 PGND9 PGND11 PGND11 PGND12 PGND13 PGND14 PGND15 L7 0.15uH.DCR=0.64mohm.ldc=40A SCOILA-7P1X6P6X4M C422 330uF 2.5V VDDCR_VDD_IOUT1 TC-3P5X2P8X1P9M VDDCR_VDD_VDD_SOC_TOUT R0402 0.6V - 1.55V / 70A +VDDCR_VDD(2ph) AMD FP6 V2000 VDDCR VDD VDD SOC FALUT 14-P R-MP86945AGVTZ-0 ICCMAX(A) 600kHZ Operating Voltage 0.6V~1.55V DC_LL 0.7mohm DCR 0.64mohm OCP 70A*130%=91A OTP 100 Degree +VDDCR_VDD VBoot setting : Variable +VIN +V3P3A - R371 - Oohm R040 Phase2 +VDDCR_VDD C433 = 1uF 25V C0402 2K VDDCR_VDD_PH2_EN L8 0.15uH.DCR=0.64mohm.ldc=40A SCOILA-7P1X6P6X4M C436 330uF 2.5V TC-3P5X2P8X1P9M C437 330uF 2.5V TC-3P5X2P8X1P9M C435 100uF, 6.3V, C1210 VDDCR_VDD_IOUT2 BST 25 VDDCR_VDD_PH2_BST $\frac{\text{R447}}{5\%} \times \frac{\text{X/0ohm VDDCR_VDD_PH2_FAULT}}{\text{R0402}}$ PWR05 +VDDCR VDD 2phase Rev: A0.1_0_0 DN-V2K8 an /SUS assoc. co. Date: Monday, December 13, 2021 Sheet: 34 of 39


PWR_+VDD_SOC@17A



MEON®	Title PWR06_+VDD_SOC_1phase			
HLUIT	Size C	Document Number DN-V2K8		Rev: A0.1_0_0
an /isus assoc. co.	Date: Mono	lay December 13 2021	Sheet.	35 of 39







Change History Revision Date Page Modification Reason First Release. 2021/03/12 A0.1 1 ~ 46