

Page	Index
1	COVER SHEET
2	SYSTEM SETTINGS
3	POWER DELIVERY
4	POWER SEQUENCE
5	SOC_DDR
6	SOC_DISPLAY
7	SOC_SATA_PCIE_USB
8	SOC_LPC_SPI_EMMC_SD
9	SOC_SMBUS_GPIO
10	SOC_CLK_PCU_RTC
11	SOC_POWER I
12	SOC_POWER II
13	SOC_GND
14	DDR3L_SODIMM
15	CRT
16	EDP
17	LVDS I
18	LVDS II
19	LAN RTL8111E I
20	LAN RTL8111E II
21	MINI CARD I / MICRO SIM SOCK
22	SATA_MINI CARD II / mSATA
23	USB3.0 PORT
24	USB2.0 PORT
25	SUPERIO_FINTEK 81866 I
26	SUPERIO_FINTEK 81866 II
27	SPI BIOS/LPC/CMOS/I2S
28	HWMONITOR/FAN/DIO
29	COM1 - COM6
30	HD AUDIO ALC892 + AMP
31	PMIC_TPS650941_I
32	PMIC_TPS650941_II
33	POWER_VREGS_V3.3A
34	POWER_V12A
35	STANDBY POWER
36	SYSTEM POWER
37	POWER INPUT,MISC
38	USB HUB
39	COM7 - COM12
40	HISTORY

Project Number :  
Production Line : Sub.ESB.AASM









Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PULL	BOARDIO_BT0
GPIO 1	1.8V	20K PULL	BOARDIO_BT1
GPIO 2	1.8V	20K PULL	BOARDIO_BT2
GPIO 3	1.8V	20K PULL	BOARDIO_BT3
GPIO 4	1.8V	20K PULL	LVDS_SPI0
GPIO 5	1.8V	20K PULL	LVDS_SPI1
GPIO 6	1.8V	20K PULL	LVDS_SPI2
GPIO 7	1.8V	20K PULL	LVDS_SPI3
GPIO 8	1.8V	20K PULL	
GPIO 9	1.8V	20K PULL	
GPIO 10	1.8V	20K PULL	
GPIO 11	1.8V	20K PULL	
GPIO 12	1.8V	20K PULL	
GPIO 13	1.8V	20K PULL	GPIO FAME#
GPIO 14	1.8V	20K PULL	
GPIO 15	1.8V	20K PULL	WAKE_IRQ
GPIO 16	1.8V	20K PULL	
GPIO 17	1.8V	20K PULL	
GPIO 18	1.8V	20K PULL	
GPIO 19	1.8V	20K PULL	
GPIO 20	1.8V	20K PULL	
GPIO 21	1.8V	20K PULL	
GPIO 22	1.8V	20K PULL	SATA_GPIO
GPIO 23	1.8V	20K PULL	SATA_GPIO0
GPIO 24	1.8V	20K PULL	SATA_DEVSEL[0]
GPIO 25	1.8V	20K PULL	SATA_DEVSEL[1]
GPIO 26	1.2V	20K PULLUP	SATA_LED_N
GPIO 27	1.8V	20K PULL	
GPIO 28	1.8V	20K PULL	
GPIO 29	1.8V	20K PULL	
GPIO 30	1.8V	20K PULL	
GPIO 31	1.8V	20K PULL	
GPIO 32	1.8V	20K PULL	
GPIO 33	1.8V	20K PULL	PMIC_IRQ
GPIO 34	1.8V	20K PULL	
GPIO 35	1.8V	20K PULL	
GPIO 36	1.8V	20K PULL	
GPIO 37	1.8V	20K PULLUP	

Name	Tolerance	Power Well	Default	Function
GPIC000	5V	1.5VSB3_V	Native	ERP_CTL#0
GPIC001	5V	1.5VSB3_V	Native	ERP_CTL#1
GPIC002	5V	Native	Native	PM_SUS_WARN#
GPIC003	5V	1.5VSB3_V	Native	PM_SUS_ACK#
GPIC004	5V	1.5VSB3_V	Native	PM_SUS_S#
GPIC005	5V	1.5VSB3_V	Native	!M_DISABLE#
GPIC006	5V	1.5VSB3_V	Native	LAN2_DISABLE#
GPIC007	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC010	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC011	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC012	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC013	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC014	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC015	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC016	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC017	5V	1.5VSB3_V	Native	W_DISABLE#
GPIC020	5V	1.5VSB3_V	Native	!NATA_PCIE_SEL
GPIC021	5V	1.5VSB3_V	Native	ATX_P0
GPIC022	5V	1.5VSB3_V	Native	EXT_PWRBTN#
GPIC023	5V	1.5VSB3_V	Native	PM_PWRBTN#
GPIC024	5V	1.5VSB3_V	Native	PM_SLP_S#
GPIC025	5V	1.5VSB3_V	Native	PSONE
GPIC026	5V	VBAT	Native	CLK
GPIC027	5V	VBAT	Native	SIO_RSMRST#
GPIC030	5V	3VCC	Native	DC3S3
GPIC031	3VCC	3VCC	Native	R33#
GPIC032	5V	3VCC	Native	CT3S3
GPIC033	3VCC	3VCC	Native	DT3S3
GPIC034	5V	3VCC	Native	RT3S3
GPIC035	5V	3VCC	Native	DS3S3
GPIC036	3VCC	Native	Native	TX3#
GPIC037	5V	3VCC	Native	RX3#
GPIC040	5V	3VCC	Native	DC4S4
GPIC041	3VCC	3VCC	Native	R4#
GPIC042	5V	3VCC	Native	CT4S4
GPIC043	3VCC	Native	Native	DT4#
GPIC044	5V	3VCC	Native	RT4S4
GPIC045	5V	3VCC	Native	DS4#
GPIC046	3VCC	Native	Native	TX4#
GPIC047	5V	3VCC	Native	RX4#
GPIC050	3VCC	Native	Native	!GMM33_EN
GPIC051	5V	3VCC	Native	RT4S4
GPIC052	5V	3VCC	Native	SEL_COMP_MD0
GPIC053	5V	3VCC	Native	SEL_COMP_MD1
GPIC054	5V	3VCC	Native	COMP_SLW
GPIC055	5V	3VCC	Native	SEL_COMP_MD0
GPIC056	5V	3VCC	Native	SEL_COMP_MD1
GPIC057	5V	3VCC	Native	COMP_SLW
GPIC060	3VCC	Native	Native	LVDS1_P0
GPIC061	5V	3VCC	Native	LVDS1_P0#
GPIC062	3VCC	Native	Native	LVDS2_P0
GPIC063	5V	3VCC	Native	LVDS2_P0#
GPIC064	5V	3VCC	Native	CHPT5_RST#
GPIC065	5V	1.5VSB3_V	Native	LPD_P0#
GPIC066	5V	VBAT	Native	DPWRK0
GPIC067	5V	1.5VSB3_V	Native	PM_SLP_S#
GPIC070	3VCC	Native	Native	SDP
GPIC071	5V	3VCC	Native	BUSY
GPIC072	3VCC	Native	Native	ACK#
GPIC073	3VCC	3VCC	Native	SLN#
GPIC074	5V	3VCC	Native	PNP1#
GPIC075	3VCC	Native	Native	ERR#
GPIC076	5V	3VCC	Native	AFD#
GPIC077	3VCC	Native	Native	SDP
GPIC080	5V	3VCC	Native	P00_DIO_0
GPIC081	5V	3VCC	Native	P01_DIO_1
GPIC082	3VCC	Native	Native	P02_DIO_2
GPIC083	5V	3VCC	Native	P03_DIO_3
GPIC084	5V	3VCC	Native	P04_DIO_4
GPIC085	5V	3VCC	Native	P05_DIO_5
GPIC086	5V	3VCC	Native	P06_DIO_6
GPIC087	3VCC	Native	Native	P07_DIO_7

Name	Tolerance	Power Well	Default	Function
GP0001	5V	1_VSB3.0V	Native	ERP_CTRL0#
GP0002	5V	1_VSB3.0V	Native	ERP_CTRL1#
GP0003	5V	1_VSB3.0V	Native	PM_SUS_WARN#
GP0004	5V	1_VSB3.0V	Native	PM_SUS_ACK#
GP0005	5V	1_VSB3.0V	Native	PM_SUS_RSN#
GP0006	5V	1_VSB3.0V	Native	LAMT_DISABLE#
GP0007	5V	1_VSB3.0V	Native	LAM2_DISABLE#
GP0008	5V	1_VSB3.0V	Native	W_DISABLE1#
GP0011	5V	1_VSB3.0V	Native	W_DISABLE#
GP0012	5V	1_VSB3.0V	Native	
GP0013	5V	1_VSB3.0V	Native	WRTRIE_EN#
GP0014	5V	1_VSB3.0V	Native	
GP0015	5V	1_VSB3.0V	Native	ADT_AT_TRAP
GP0016	5V	1_VSB3.0V	Native	ADT_RST#
GP0017	5V	1_VSB3.0V	Native	
GP0018	5V	1_VSB3.0V	Native	SOC_PECI
GP0021	5V	1_VSB3.0V	Native	ASATA_PCI#_SEL
GP0022	5V	1_VSB3.0V	Native	ATA_P2
GP0023	5V	1_VSB3.0V	Native	EXT_PWRBTN#
GP0024	5V	1_VSB3.0V	Native	PM_PWRBTN#
GP0025	5V	1_VSB3.0V	Native	PM_SLP_S#
GP0026	5V	1_VSB3.0V	Native	PSON#
GP0027	5V	VBAT	Native	PMCKN
GP0028	5V	VBAT	Native	SOC_RSMRST#
GP0031	5V	3VCC	Native	DCD3#
GP0032	5V	3VCC	Native	R33#
GP0033	5V	3VCC	Native	CTS3#
GP0034	5V	3VCC	Native	DIR3#
GP0035	5V	3VCC	Native	RTS3#
GP0036	5V	3VCC	Native	DSR3#
GP0037	5V	3VCC	Native	IC3#
GP0038	5V	3VCC	Native	R33#
GP0039	5V	3VCC	Native	DCD4#
GP0042	5V	3VCC	Native	R44#
GP0043	5V	3VCC	Native	CTS4#
GP0044	5V	3VCC	Native	DIR4#
GP0045	5V	3VCC	Native	RTS4#
GP0046	5V	3VCC	Native	DSR4#
GP0047	5V	3VCC	Native	T4#
GP0048	5V	3VCC	Native	R44#
GP0051	5V	3VCC	Native	AD33C3_EN
GP0052	5V	3VCC	Native	9138_S0
GP0053	5V	3VCC	Native	SEL_CM0#_M01
GP0054	5V	3VCC	Native	SEL_CM0#_M02
GP0055	5V	3VCC	Native	SEL_CM0#_BLEW
GP0056	5V	3VCC	Native	SEL_CM0#_M01
GP0057	5V	3VCC	Native	SEL_CM0#_M02
GP0058	5V	3VCC	Native	CM03_SLEW
GP0061	5V	3VCC	Native	LV001_P0
GP0062	5V	3VCC	Native	LV001_P0#
GP0063	5V	3VCC	Native	LV002_P0
GP0064	5V	3VCC	Native	LV002_P0#
GP0065	5V	3VCC	Native	CH01_F51#_R51#
GP0066	5V	1_VSB3.0V	Native	DPWRK0
GP0067	5V	VBAT	Native	DPWRK0
GP0068	5V	1_VSB3.0V	Native	PM_SLP_S#_E
GP0071	5V	3VCC	Native	
GP0072	5V	3VCC	Native	BUSY
GP0073	5V	3VCC	Native	ACK#
GP0074	5V	3VCC	Native	SUN#
GP0075	5V	3VCC	Native	PINT#
GP0076	5V	3VCC	Native	ERR#
GP0077	5V	3VCC	Native	AFB#
GP0078	5V	3VCC	Native	S1B#
GP0081	5V	3VCC	Native	P01_DIO_1
GP0082	5V	3VCC	Native	P02_DIO_2
GP0083	5V	3VCC	Native	P03_DIO_3
GP0084	5V	3VCC	Native	P04_DIO_4
GP0085	5V	3VCC	Native	P05_DIO_5
GP0086	5V	3VCC	Native	P06_DIO_6
GP0087	5V	3VCC	Native	P07_DIO_7
GP0088	5V	3VCC	Native	P08_DIO_8


Device	Address
SODIMMA	A0h
LCD Backlight Controller	5Ch
LCD Backlight Controller	2Eh
CMOS Backup EEPROM	AEh
GPIO IC	6Eh
PTN3460 Slave	C0h
PTN3460 Slave	40h

Impedance 55ohm +/-15%.

	Layer 1 : Component
	Layer 2 : GND
	Layer 3 : Signal
	Layer 4 : Signal
	Layer 5 : POWER
	Layer 6 : Signal
	Layer 7 : GND
	Layer 8 : Solder



Title <b>System Settings</b>		
Size Custom	Document Number <b>GENE-APL7</b>	Rev. <b>A1.0_0_2</b>
Date: <i>Friday, December 08, 2017</i>		Sheet: <b>2 of 40</b>



Title		
Power Delivery		
Size	Document Number	Rev.
Custom	GENE-APL7	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 3 of 40

ERP Mode

Power Input (Left):

- VIN\_EXT(9-19) and V12\_EXT(55/50) are connected to the VREG5 VR and V3.3A VR.
- V12\_EXT(55/50) is connected to the V3.3A VR.
- V12\_EXT(55/50) is connected to the V3.3A VR.
- V12\_EXT(55/50) is connected to the V3.3A VR.

Power Management (Center):

- The F81866D IC is connected to the Apollo Lake processor.
- The F81866D IC is connected to the Apollo Lake processor.
- The F81866D IC is connected to the Apollo Lake processor.
- The F81866D IC is connected to the Apollo Lake processor.

Processor (Right):

- The Apollo Lake processor is connected to the F81866D IC.
- The Apollo Lake processor is connected to the F81866D IC.
- The Apollo Lake processor is connected to the F81866D IC.
- The Apollo Lake processor is connected to the F81866D IC.

Timing Diagram (Bottom Left):


F81866 Function

Timing diagram showing the sequence of events for S5, S0, S3, S0, and S5 states. The diagram includes signals for +V3.3A\_ERP\_SIO, PANSW#(PWSIN#), ERP\_CTRL0#, +V3.3A, SIO\_RSMRST#, PM\_PWRBTN#(PWSOUT#), PM\_SLP\_S3#, PM\_SLP\_S4#, and PSON#.

MEON  
an ASUS ASSOC. CO.

Power Sequence

Size	Document Number	Rev
Custom	GENE-APL7	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 4 of 40



ERP Mode

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96

97

98

99

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492


493


494


495

496


497































## SODIMM#0








Title		
eDP		
Size	Document Number	Rev
Custom	GENE-APL7	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 16 of 40





I2C Slave Address	
DEV_CFG	Float : I2C Address = 0xC0h Low : I2C Address = 0x40h

CFG1	HIGH	Dual LVDS Bus
	LOW	Single LVDS Bus
CFG2	HIGH	JEIDA or VESA Format (18 bpp)
	OPEN	JEIDA Format (24 bpp)
CFG3	HIGH	LVDS CLK Frequency 0.5%
	LOW	LVDS CLK Frequency 0%
CFG4	HIGH	LVDS Output Swing 400mV
	LOW	LVDS Output Swing 300mV

JP5(L4-6)  
2FS1001-4PS35-01G-R

LVDS2 Power Selection	
2-4	+5V
4-6	+3.3V
	Default

JP5(S-5)  
2FS1001-4PS35-01G-R

LVDS2 BKLTL Power Selection	
1-3	+12V
3-5	+5V
	Default


LVDS2 BKLTL Control Selection	
1-2	VR Mode
2-3	PWM Mode
	Default


<Core Design>




Title			
LVDS 2nd			
Size	Document Number	Rev	
Custom	GENE-APL7	A1.0_0.2	
Date: Friday, December 08, 2017		Sheet: 18 of 40	








SATA 3.0











mSATA or Mini-Card



7.22 SATA\_TXN1  
7.22 SATA\_TXP1

# USB3.0 x 2 + USB2.0 x 2




<Core Design>



Title		
USB3.0 PORT		
Size	Document Number	Rev
Custom	GENE-APL7	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 23 of 40

USB2.0 x 6





<Core Design>

**MEON**  
an FSIS ASSOC. CO.

Title		
USB2.0 PORT		
Size	Document Number	Rev
Custom	GENE-AP17	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 24 of 40









## SPI BIOS


8 pin : 1651900860 (TF)IC.SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0  
14S6206403 (TF)IC.64 Mbit SPI Flash.SOIC-8P 208mil.SMD.Winbond.W25Q64FVSSIG




## CMOS Backup


**N/A**

## I2S Connector



## LPC Connector




 an ASUS ASSOC. CO.		Title <b>SPI BIOS,CMOS BACKUP,I2S</b>	
Size Custom	Document Number GENE-APL7	Rev: A1.0_0_2	
Date: Friday, December 08, 2017		Sheet:	27 of 40


# PS/2 Keyboard/Mouse

N/A


# Voltage Monitor




# DIO



# CPU FAN






<Core Design>




an ASUS ASSOC. CO.

Title		
KB,MS,LPT,HW Monitor,FAN		
Size	Document Number	Rev
Custom	GENE-AP17	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 28 of 40


**COM5**




**COM2**



**COM3**



## COM6



COM3 Pin9 Function Selection		
1-3	+12V	
3-5	Ring	Default
5-7	+5V	

1-3	+12V	
3-5	Ring	Default
5-7	+5V	

Maximum Slew rate control		
SLEW	RS-232	RS-485/RS-422
0	1Mbps	10Mbps
1	250Kbps	250Kbps

Pin Mapping		
RS-232	RS-485	RS-422
DSR		
RTS		
TX		RS422_RX+ (A)
DTR		RS422_RX- (B)
CTS		
RI		
RX	RS485_D+ (A)	RS422_TX+ (A)
DCD	RS485_D- (B)	RS422_TX- (B)

Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE



COM2 Pin9 Function Selection		
1-2	+12V	
3-4	Ring	Default
5-6	+5V	


COM1 Pin9 Function Selection		
1-3	+12V	
3-5	Ring	Default
5-7	+5V	

COM2 Pin9 Function Selection		
1-2	+12V	
3-4	Ring	Default
5-6	+5V	


COM1 Pin9 Function Selection		
1-3	+12V	
3-5	Ring	Default
5-7	+5V	

Reserved for FAIL-SAVE.












**+V3.3A**



5	4	3	2	1															
D				D															
C				C															
B				B															
A				A															
A1.0 Remove																			
5	4	3	2	1															
<div>&lt;Core Design&gt;</div> <div><div>an ASUS ASSOC. CO.</div></div>				<table><tr><td colspan="3">Title</td></tr><tr><td colspan="3">POWER +V12A</td></tr><tr><td>Size</td><td>Document Number</td><td>Rev.</td></tr><tr><td>Custom</td><td>GENE-APL7</td><td>A1.0_0_2</td></tr><tr><td colspan="2">Date: Friday, December 08, 2017</td><td>Sheet: 34 of 40</td></tr></table>	Title			POWER +V12A			Size	Document Number	Rev.	Custom	GENE-APL7	A1.0_0_2	Date: Friday, December 08, 2017		Sheet: 34 of 40
Title																			
POWER +V12A																			
Size	Document Number	Rev.																	
Custom	GENE-APL7	A1.0_0_2																	
Date: Friday, December 08, 2017		Sheet: 34 of 40																	


5VDAUL Switch Circuit

A1.0 Remove

Powering ERP well of SIO


A1.0 Remove

<Core Design>



an ASUS ASSOC. CO.


Title		
Standby Power		
Size	Document Number	Rev:
Custom	GENE-APL7	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 35 of 40




[illegible][illegible][illegible]

Figure 1 illustrates thermal network models for a heat sink. The top part shows a 2D cross-section of a heat sink with four heat sources (H4, H5, H1, H2) and their corresponding thermal nodes (T4, T5, T1, T2). The bottom part shows five thermal network models (M1 to M5) for different material properties. Each model shows a heat source connected to a heat sink node, which is then connected to a common base node. The models are labeled: M1: H4, M2: H5, M3: H1, M4: H2, and M5: H4, H5, H1, H2. The material properties are listed on the right: M1: material, M2: material, M3: material, M4: material, and M5: material.


USB HUB





**COM7**




**COM8**




**COM9**

**COM10**

**COM11**




**COM12**



HISTORY

Item	Date	Revision	Page	Modification List	Reason
1	2016/09/12	A0.1		First Release	Release and follow GENE-APL5 A0.2 modify lists.
1	2016/12/13	A1.0	06	DDI1_TXP_1_L, DDI1_TXN_1_L, DDI1_TXP_0_L, DDI1_TXN_0_L DSN modifications	R&D Internal modifications
			09	GPIO_PWRBTN# DSN modifications	R&D Internal modifications (APL team suggest)
			09	Add Q43A, R723 for SMB_ALERT#_3P3	R&D Internal modifications (ECD expert suggest)
			10	D5, D8, D9 change the part number to 1301793040	R&D Internal modifications
			16	eDP PNL1_BKLTEN_3P3, PNL1_BKLTCTL_3P3 level shifter Q62, Q63	R&D Internal modifications
			18	C33, C38 for DDI1_AUXN and DDI1_AUXP	R&D Internal modifications
			18	R430 for DDI1_HPD	R&D Internal modifications
			21	Add CN18 for uSIM	R&D Internal modifications
			21	Add R720 for PCIE_CLKRQ2#_MPCIE	R&D Internal modifications
			22	Add R719 for PCIE_CLKRQ3#_MPCIE	R&D Internal modifications
			25	U14 PIN 5VSB modifications to +VSA	R&D Internal modifications
			26	U13 PIN 5VSB modifications to +VSA	R&D Internal modifications
			27	CN17 add SMB_ALERT#_3P3, SMB_DATA_3P3, SMB_CLK_3P3	R&D Internal modifications
			29	CN41 modifications to pin define	R&D Internal modifications
			29	Add Q61 for S1438_SD pin	R&D Internal modifications
			29	R271 modifications to PCH_PWROK	R&D Internal modifications
			30	Add R733 and LIN_R	R&D Internal modifications
			31	Change R209 from 5.6K to 8.2Kohm(1050508224) for OCP adjust.	Power Team
			31	Change R497 from 10.2K to 18.2Kohm(105A518223) for OCP adjust.	Power Team
			31	L6, L7, L8 change to 121110477B	R&D Internal modifications(Cost)
			31	L4 change to 121110477A	R&D Internal modifications(Cost)
			32	R12 change to 0ohm(105A700004) for Dead time adjust.	Power Team
			33	R395, R399 change to 150K and 20K for Vout adjust.	Power Team
			37	TC1 chanhe to 1181610196	R&D Internal modifications
			39	R234 change to netname to PCH_PWROK	R&D Internal modifications
2017/11/29	A1.0_0_2		15	CH7517 RST# change to PLT_RST#	
			08	LPC change to 1.8V(R502 unstuff, R484 stuff)	
			25,26	LPC change to 1.8V(R735,R737 unstuff, R736,R738 stuff)	
			25	Fix AC Power Loss (remove C155)	
			25,26	Change F81966(1440819661) to new version	
			33	Remove Q12 (no ERP function)	
			37	Add D26 for ESD protection	

<Core Design>



an ASUS ASSOC. CO.

Revision History		
Title	Revision History	
Size	Document Number	Rev:
Custom	GENE-APL7	A1.0_0_2
Date: Friday, December 08, 2017		Sheet: 40 of 40