


Project Name : DN-V2K8  
Project Number: 1907V2K800  
Version: A0.1\_0\_0  
Board Size: 84mm\*55mm



Page	Index
1	TITLE PAGE
2	SYSTEM SETTING
3	POWER MAP
4	CLOCK MAP
5	POWER SEQUENCE
6	TIMING DIAGRAM
7	PROCESSOR 1 -LPDDR4
8	PROCESSOR 2 -PCIe/SATA
9	PROCESSOR 3-Display/SVID
10	PROCESSOR 4-AUDIO/MISC/I2C
11	PROCESSOR 5-CLK/LPC/UART
12	PROCESSOR 6-USB/WIFI
13	PROCESSOR 7-CAM
14	PROCESSOR 8-Power
15	PROCESSOR 9-GND
16	LPDDR4X_CHB-A
17	LPDDR4X_CHB-B
18	eDP
19	HDMI 1.4
20	PCIe FPC/SATA
21	M.2 Key M 2280
22	LAN1_RTL8111H
23	LAN2_J225
24	USB3.2
25	Super I/O_F81966
26	COM PORT/USB2.0/DIO
27	Port 80/FAN
28	SPI FLASH/RTC
29	DC IN/MISC
30	PWR01_+V3P3A/+V5A
31	PWR02_+V1P8A/+VDDPA(0.75V)
32	PWR03_+VDDQ/+VOP6S_MEM
33	PWR04_+VDDQ/+VDDCR_VDD&SOC
34	PWR05_+VDDCR_VDD_2phase
35	PWR06_+VDD_SOC_1phase
36	PWR07_+V12S/+V5S/+V3P3S
37	PWR08_+V1P8S/+VDDPS
38	SEQUENCE
39	HISTORY

## SOC AGPIO Pins :

Name	Power Well	Default	GPIO Function
AGPIO0	VDD 33 S5		PM PWRBTN#
AGPIO1	VDD 33 S5		PM SYSRST#
AGPIO2	VDD 33 S5		PCIE_WAKE#
AGPIO3	VDD 33 S5		SMB_ALERT#
AGPIO4			APU AGPIO4(TP)
AGPIO5			
AGPIO6			
AGPIO7			
AGPIO8	VDD 33 S0		SIO_OVT#
AGPIO9			
AGPIO10	VDD 33 S5		S0A3_GPIO
AGPIO11	VDD 33 S5		M2MDET
AGPIO12	VDD 33 S5		
AGPIO16			
AGPIO17	VDD 33 S5		USB_OC# 0
AGPIO18	VDD 33 S5		USB_OC# 1
AGPIO19	VDD 33 S5		I2C3_SCL
AGPIO20	VDD 33 S5		I2C3_SDA
AGPIO21			
AGPIO22	VDD 33 S5		SIO_PME#
AGPIO23	VDD 33 S5		AC_PRESENSE
AGPIO24			
AGPIO29			
AGPIO30			
AGPIO31			
AGPIO32			LPC_RST#_R
AGPIO40			
AGPIO68			
AGPIO69			
AGPIO84			
AGPIO85			
AGPIO86			SPI_CLK2_R
AGPIO87			LPC_SERIRQ
AGPIO88			
AGPIO89			
AGPIO90			
AGPIO91			SPKR
AGPIO92	VDD 33		CLKREQ0#_LAN1
AGPIO115	VDD 33		CLKREQ0#_LAN2
AGPIO116	VDD 33		CLKREQ2#_FPC
AGPIO129	VDD 33/VDD 18		KBRST#
AGPIO130			SATA_ACT#
AGPIO144			
AGPIO256			
AGPIO257			
AGPIO258			
AGPIO259			
AGPIO260			
AGPIO261			
AGPIO262			
AGPIO263			
AGPIO264			
AGPIO265			
AGPIO269			
AGPIO270			

## SOC EGPIO Pins :

Name	Power Well	Default	GPIO Function
EGPIO26			PCIE_RST0#
EGPIO27			PCIE_RST1#
EGPIO42			
EGPIO67			SPI_ROM_REQ#
EGPIO70			
EGPIO74			LPCCCLK0
EGPIO75			LPCCCLK1
EGPIO76			
EGPIO104			LAD0_ESPI1_DATA0
EGPIO105			LAD1_ESPI1_DATA1
EGPIO106			LAD2_ESPI1_DATA2
EGPIO107			LAD3_ESPI1_DATA3
EGPIO108	VDD 33		LPC_DRQ#
EGPIO109			LPC_FRAME#
EGPIO113	VDD 33		SMB_CLK
EGPIO114	VDD 33		SMB_DATA
EGPIO120	VDD 33		
EGPIO121	VDD 33		
EGPIO131	VDD 33		CLKREQ3#_M2M
EGPIO132	VDD 33		
EGPIO140			
EGPIO141			
EGPIO142			
EGPIO143			
EGPIO145	VDD 33		I2C0_CLK_3P3S
EGPIO146	VDD 33		I2C0_DATA_3P3S
EGPIO147	VDD 33		I2C1_CLK_3P3S
EGPIO148	VDD 33		I2C1_DATA_3P3S
EGPIO266			
EGPIO267			
EGPIO268			
EGPIO271			

Advanced GPIO - can be used for interrupt, wake, or GPIO.

Enhanced GPIO - can be used only for GPIO.

## F81966D GPIO Pins :

Name	Tolerance	Power Well	Default	Function
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#
GPIO01	5V	I_VSB3V	Native	ERP_CTRL1#
GPIO02	5V	I_VSB3V	Native	SIO_SUS_WARN#_R
GPIO03	5V	I_VSB3V	Native	SIO_SUS_ACK#_R
GPIO04	5V	I_VSB3V	Native	SIO_SLP_SUS#
GPIO05	5V	I_VSB3V	Native	LAN2_DISABLE#
GPIO06	5V	I_VSB3V	Native	LAN1_DISABLE#
GPIO07	5V	I_VSB3V	Native	BID0
GPIO10	5V	I_VSB3V	Native	EN_USB2
GPIO11	5V	I_VSB3V	Native	EN_USB3
GPIO12	5V	I_VSB3V	Native	
GPIO13	5V	I_VSB3V	Native	
GPIO14	5V	I_VSB3V	Native	ATX_AT_TRAP
GPIO15	5V	I_VSB3V	Native	WDT_RST#
GPIO16	5V	I_VSB3V	Native	
GPIO17	5V	I_VSB3V	Native	PECI
GPIO20	5V	I_VSB3V	Native	ALERT#
GPIO21	5V	I_VSB3V	Native	SIO_ATXPG
GPIO22	5V	I_VSB3V	Native	PWSIN#
GPIO23	5V	I_VSB3V	Native	PM_PWRBTN#
GPIO24	5V	I_VSB3V	Native	PM_SLP_S3#
GPIO25	5V	I_VSB3V	Native	PS_ON#
GPIO26	5V	VBAT	Native	PCH_PWROK
GPIO27	5V	VBAT	Native	SIO_RSMRST#
GPIO30	5V	3VCC	Native	
GPIO31	5V	3VCC	Native	
GPIO32	5V	3VCC	Native	
GPIO33	5V	3VCC	Native	
GPIO34	5V	3VCC	Native	
GPIO35	5V	3VCC	Native	
GPIO36	5V	3VCC	Native	
GPIO37	5V	3VCC	Native	
GPIO40	5V	3VCC	Native	
GPIO41	5V	3VCC	Native	
GPIO42	5V	3VCC	Native	
GPIO43	5V	3VCC	Native	
GPIO44	5V	3VCC	Native	
GPIO45	5V	3VCC	Native	
GPIO46	5V	3VCC	Native	
GPIO47	5V	3VCC	Native	
GPIO50	5V	3VCC	Native	COM1_SLEW
GPIO51	5V	3VCC	Native	COM1_MODE0
GPIO52	5V	3VCC	Native	COM1_MODE1
GPIO53	5V	3VCC	Native	COM1_MODE2
GPIO54	5V	3VCC	Native	COM2_SLEW
GPIO55	5V	3VCC	Native	COM2_MODE0
GPIO56	5V	3VCC	Native	COM2_MODE1
GPIO57	5V	3VCC	Native	COM2_MODE2
GPIO60	5V	3VCC	Native	
GPIO61	5V	3VCC	Native	
GPIO62	5V	3VCC	Native	
GPIO63	5V	3VCC	Native	
GPIO64	5V	3VCC	Native	
GPIO65	5V	I_VSB3V	Native	
GPIO66	5V	VBAT	Native	DPWROK
GPIO67	5V	I_VSB3V	Native	PM_SLP_S5#
GPIO70	5V	3VCC	Native	
GPIO71	5V	3VCC	Native	
GPIO72	5V	3VCC	Native	CARD_PWR_EN
GPIO73	5V	3VCC	Native	
GPIO74	5V	3VCC	Native	
GPIO75	5V	3VCC	Native	
GPIO76	5V	3VCC	Native	
GPIO77	5V	3VCC	Native	
GPIO80	5V	3VCC	Native	DIO_0
GPIO81	5V	3VCC	Native	DIO_1
GPIO82	5V	3VCC	Native	DIO_2
GPIO83	5V	3VCC	Native	DIO_3
GPIO84	5V	3VCC	Native	DIO_4
GPIO85	5V	3VCC	Native	DIO_5
GPIO86	5V	3VCC	Native	DIO_6
GPIO87	5V	3VCC	Native	DIO_7
GPIO90	5V	IFP	Native	LPC_DRQ#
GPIO91	5V	I_VSB3V	Native	KBRST#
GPIO92	5V	I_VSB3V	Native	BID1
GPIO93	5V	I_VSB3V	Native	MSDAT#
GPIO94	5V	I_VSB3V	Native	MSCLK#
GPIO95	5V	3VCC	Native	FAN_1_TAC
GPIO96	5V	3VCC	Native	SIO_BKLCTL
GPIO97	5V	3VCC	Native	

Note:  
REV means reserved

## SMBus/I2C Addresses :

Device	Address
GPIO IC (SIO 81966)	6Eh

## PCB Footprints



## PCB STACK :

Impedance 50ohm +/-10%.


	Layer 1 : TOP
	Layer 2 : GND
	Layer 3 : Signal
	Layer 4 : GND
	Layer 5 : Signal
XXXXXX	Layer 6 : VCC
XXXXXX	Layer 7 : VCC
	Layer 8 : Signal
	Layer 9 : GND
	Layer 10 : Signal
	Layer 11 : GND
	Layer 12 : BOT

Function	Impedance(Ω)	Trace Segment
MDI	100	Main
PCIe	85	Main
SATA	85	Main
USB3.2	85	Main
eDP	85	Main
HDMI	85	Main
Diff CLK	85	Main
Mem_DAT STROBE	80	Main
Mem_CLK	72	Main
Mem_CMD	50	Main
Mem_CTL	50	Main
Mem_DAT	50	Main




Title System Setting		
Size Custom	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021		Sheet: 2 of 39

POWER MAP




# CLOCK MAP




Title <b>CLOCK MAP</b>		
Size B	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: <i>Monday, December 13, 2021</i>		Sheet: <b>4</b> of <b>39</b>

Power Sequence




Title		
Power Sequence		
Size	Document Number	Rev.
Custom	DN-V2K8	A0.1_0_0
Date: Monday, December 13, 2021		Sheet: 5 of 39





Title Timing diagram		
Size Custom	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021		Sheet: 6 of 39

PROCESSOR 1-LPDDR4



Title PROCESSOR 1 -LPDDR4		
Size Custom	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021		Sheet: 7 of 39

## PROCESSOR 2-PCIe/SATA


[illegible]

Title			
<b>PROCESSOR 2 -PCIe/SATA</b>			
Size B	Document Number <b>DN-V2K8</b>		Rev: <b>A0.1_0_0</b>
Date: <i>Monday, December 13, 2021</i>			Sheet: <b>8</b> of <b>39</b>









## PROCESSOR 4-AUDIO/MISC/I2C



# PROCESSOR 5-CLK/LPC/UART




Design Note:  
1.Must have close to SoC  
2.Clk signal 需夹GND




PART 5 OF 13

14-CPU-V2000-BGA1140-0




Design Note:  
1.8V only




Title <b>PROCESSOR 5-CLK/LPC/UART</b>		
Size B	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021	Sheet: 11 of 39	

# PROCESSOR 6-USB/WIFI







Title <b>PROCESSOR 6-USB/WIFI</b>		
Size B	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: Monday, December 13, 2021		Sheet: 12 of 39

# PROCESSOR 7-CAM








Title <b>PROCESSOR 7-CAM</b>		
Size A	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: <i>Monday, December 13, 2021</i>		Sheet: <b>13</b> of <b>39</b>


# PROCESSOR 8-Power



**Max 1A**  
**Max 0.2A**  
**Max 0.25A**  
**Max 2.5A**  
**Max 1A**  
**Max 0.25A**  
**Max 2A**  
**Max 2A**





# PROCESSOR 9-GND



Title <b>PROCESSOR 9-GND</b>		
Size B	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: <b>Monday, December 13, 2021</b>		Sheet: <b>15 of 39</b>





LPDDR4\_CHA-A(8GB)



Data



Data Strobe



Capacitor		DRAM	VDD1-VSS	VDD2-VSS	VDDQ -VSS
Value	Package Size / Material	Configuration	+MEM_1.8V	+APU_VDDIO_SUS	+MEM_VDDQ
		LPDDR4x	1.8V	1.1V	0.6V
		LPDDR4			1.1V
22 μF	0603 X5R	x32	2	1	1
0.22 μF	0402 X5R	x32	–	20	–
0.1 μF	0402 X5R	x32	5	–	15
180 pF	0402 X5R	x32	1	–	1







LPDDR4\_CHA-B(8GB)



Data






Data Strobe



CMD  
CLK  
DATA  
CTRL

Capacitor		DRAM Configuration	VDD1-VSS	VDD2-VSS	VDDQ -VSS
Value	Package Size / Material		+MEM_1.8V	+APU_VDDIO_SUS	+MEM_VDDQ
		LPDDR4x	1.8V	1.1V	0.6V
		LPDDR4			1.1V
22 μF	0603 X5R	x32	2	1	1
0.22 μF	0402 X5R	x32	–	20	–
0.1 μF	0402 X5R	x32	5	–	15
180 pF	0402 X5R	x32	1	–	1

# eDP






Design Note:  
TX/RX pin of connector were must have to plane void.

Design Note:  
Total trace length <7500mil




Title		
eDP		
Size B	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021	Sheet: 18 of 39	


## HDMI 1.4



# PCIE FPC



# SATA




Title		
PCIE FPC/SATA		
Size B	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021		Sheet: 20 of 39

# M.2 Key M 2280


Design Note:  
PCIe total trace length is 1000mil~8500mil  
PCIe Clk total trace length is 1000mil~12000mil

Design Note:  
PCIe need to go 10 degree line


## SMB level-shift



M2MDET	Function
High	PCIe x 2 SSD
Low	SATA SSD



Design Note:  
Diff pin of connector were must have to plane void.




(TF)Screw.M3.0\*0.5\*4.00mm.IMS.Black.Nylok



Title <b>M.2 Key M 2280</b>		
Size B	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: Monday, December 13, 2021	Sheet: 21 of 39	

**LAN1\_RTL8111H**



# LAN2\_I225



\*SMBUS DESIGN NOTE:  
I225 Default SMBUS Address is 0x49.

\*SMBUS DESIGN NOTE:  
1. I225 SMBUS speed default is 1MHz so the pull-ups should be 499ohm.  
2. When adding VoltageShifter/Buffer/Repeater on the SMBUS, the pull-up value might change to 1Kohm.  
3. Change the pull-ups to 2.2Kohm when runs @400KHz or 10Kohm when runs @100KHz.



\*PCIe DESIGN NOTE:  
PCIe must be configured as a standard PCIe port. Do Not configure to the Gbe port (Like I219).

Design Note:  
AC cap must have close to LAN1  
At least 500mll

Design Note:  
PCIe total trace length is 1000mil-10000mil  
PCIe clk total trace length is 1000mil-12000mil



\*Crystal  
Trace Length: The crystal trace lengths should be less than 1 inch.




U38\_1

material

EEPROM.LAN I225-LM(FW rev.1.79 + MAC).General, A,9 (Design)



Foxville  
I225

+VOP9A\_LAN\_CRTL +VOP9A\_LAN  
PWR plane Keep short and wide



Place one 22uF & one 0.1uF on pin7.  
0.1uF one at each 3.3V pin

0.67A



\*LED DESIGN NOTE:  
There is no specific industrial standard for Ethernet LEDs.  
This schematic just shows the most common SPEED LED configuration:  
Highest Speed = Green  
2nd Highest Speed = Yellow  
All other lower Speeds = OFF  
No Cable/Link = OFF  
All LED pins are set active low. See Datasheet for additional info.





Title		
LAN2_I225		
Size	Document Number	Rev:
Custom	DN-V2K8	A0.1_0_0
Date: Monday, December 13, 2021	Sheet: 23	of 39



USB3_0_TXN_C	R110	X/0ohm, 5%	R0402	USB3_TXN0_C
USB3_0_TXP_C	R419	X/0ohm, 5%	R0402	USB3_TXP0_C



**ESD**



Design Note:  
USB3.2 total trace length <5500mil  
USB2.0 total trace length <15000mil


Design Note:  
USB3.2 need to go 10 degree line

Design Note:  
CMC/ESD must have close to USB3 Type A







## Super I/O F81966



## AT/ATX SELECT




## BOARD ID SELSET




### Board ID Mode Selection

Mode	BID0	BID1
Functions1	0 (*)	0 (*)
Functions2	0	1
Functions3	1	0
Functions4	1	1


### Temperature Monitor



## Voltage Monitor




**CLOCK Gen.(24MHz)**




Design Note:  
Must have close to U5 CLKIN pin.

## POWER ON OPTION


<b>JP4, B3 (TX1)</b>	<b>I2C_ADDR</b>
HIGH	The I2C slave address is 7h2E.
LOW	The I2C slave address is 7h2D.
<b>JP3, D4 (RTS1)</b>	<b>Config4E_2E</b>
HIGH	Configuration Register I/O port is 4E/4F.
LOW	Configuration Register I/O port is 2E/2F.(*)
<b>JP2, C4 (DTR1)</b>	<b>FAN40_100</b>
HIGH	Power on fan speed default duty is 40%
LOW	Power on fan speed default duty is 100%.(*)
<b>JP1, C2 (DTR2)</b>	<b>OVP_Mode</b>
HIGH	(ALARM mode) Disable OVP function
LOW	(FORCE mode) Enable OVP function




**COM2-RS232/RS422/RS485**




## Wake on Modem



**USB2.0 \*4 @2A**




## DIO 8BITS




**TABLE 1: Mode Select Configuration for F81439**

Pin 29 MODE_0	Pin 36 MODE_1	Pin28 MODE_2	Mode	Status
0	0	0	RS-422 Full Duplex	1T/1R RS-422
0	0	1	Pure RS-232	3T/5R RS-232
0	1	0	RS-485 Half Duplex	1T/1R RS-485, TX ENABLE Low Active
0	1	1	RS-485 Half Duplex	1T/1R RS-485, TX ENABLE High Active
1	0	0	RS-422 Full Duplex	1T/1R RS-422 with termination resistor
1	0	1	Pure RS-232	1T/1R RS-232 co-exists with RS485 application without the need for the bus switch IC (for special usage).
1	1	0	RS-485 Half Duplex	1T/1R RS-485 with termination resistor TX ENABLE Low Active
1	1	1	Low Power Shutdown	All I/O pins are High Impedance


Pin Mapping			Maximum Slow rate control		
	RS-232	RS-485	RS-422	SLW	RS-232 RS-485/RS-422
R1_IN	DSR			0	1Mbps 10Mbps
T1_OUT	RTS			1	250Kbps 250Kbps
T2_OUT	TX		RS422_RX+ (A)		
T3_OUT	DTR		RS422_RX- (B)		
R2_IN	CTS				
R3_IN	RI				
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)		
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)		



Port 80




Smart FAN




Title		
Port 80 / FAN		
Size B	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021		Sheet: 27 of 39

# SPI FLASH




# RTC




Title <b>SPI FLASH/RTC</b>		
Size A	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: <b>Monday, December 13, 2021</b>		Sheet: <b>28 of 39</b>




**PWR\_+V3P3A@4.75A**




**PWR\_+V3P3A@4.75A**




**PWR\_+V1P8A@5.7A**




**PWR\_+VDDPA@4A**




PWR\_+V1P8\_MEM@1A



PWR\_+V0P6\_MEM@0.6A



PWR\_+VDDQ@8.5A




EN1 / EN2 Truth Table


State	EN1	EN2	VDDQ	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Low	Hi	On	On	Off(Hi-Z)
S4/S5	Low	Low	Off(Discharge)	Off(Discharge)	Off(Discharge)




PWR\_MP2945GU




**PWR\_+VDDCR\_VDD@70A**



0.6V - 1.55V / 70A	
+VDDCR_VDD(2ph)	AMD FP6 V2000
ICCMAX(A)	70A
Fsw	600kHz
Operating Voltage	0.6V~1.55V
DC_LL	0.7mohm
DCR	0.64mohm
OCp	70A*130%=91A
OTp	100 Degree
+VDDCR_VDD VBoot setting : Variable	




**PWR\_+VDD\_SOC@17A**





0.6V - 1.55V / 17A	
+VDD_SOC(1ph)	AMD FP6 V2000
ICCMAX(A)	17A
Fsw	600kHz
Operating Voltage	0.6V~1.55V
DC_LL	2.1mohm
DCR	0.64mohm
OCV	17A*130%=22.1A
OTP	100 Degree
+VDD_SOC VBoot setting : Variable	

SYSTEM POWER




Title PWR07_+V12S/+V5S/+V3P3S		
Size B	Document Number DN-V2K8	Rev: A0.1_0_0
Date: Monday, December 13, 2021		Sheet: 36 of 39



Title <b>PWR08_+V1P8S/ +VDDPS</b>		
Size A	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: <i>Monday, December 13, 2021</i>		Sheet: <b>37</b> of <b>39</b>

# SEQUENCE



Title <b>SEQUENCE</b>		
Size A	Document Number <b>DN-V2K8</b>	Rev: <b>A0.1_0_0</b>
Date: <i>Monday, December 13, 2021</i>		Sheet: <b>38</b> of <b>39</b>

[illegible]