
PICO-V2K4 Block



Page	Index
1	TITLE PAGE
2	System Setting
3	Power Map
4	Power Sequence
5	Timing diagram
6	PROCESSOR 1 -LPDDR4
7	PROCESSOR 2 -PCIe/SATA
8	PROCESSOR 3-Display/SVID
9	PROCESSOR 4-AUDIO/MISC/I2C
10	PROCESSOR 5-CLK/LPC/UART
11	PROCESSOR 6-USB/WIFI
12	PROCESSOR 7-CAM
13	PROCESSOR 8-Power
14	PROCESSOR 9-GND
15	LPDDR4_CHAA
16	LPDDR4_CHAB
17	LPDDR4_CHBA
18	LPDDR4_CHBB
19	LVDS & eDP
20	HDMI 2.0 & 1.4 CONN
21	LAN1_INTEL I211
22	LAN2_INTEL I211
23	M2_Key M
24	MINI CARD
25	PCIe_SSD
26	PCle_SSD_Power
27	SATA_DIO
28	USB3.2
29	USB2.0
30	USB_TYPEC
31	Audio ALC269
32	Super I/O_F81966
33	SPI_TPM/SPI_BIOS
34	COM_PORT
35	FAN/ LPC/ HW Monitor
36	Power IN/ Front Panel/ MISC
37	PWR01_+V3P3A/ +V5A
38	PWR02_+V1P8A/ +VDDPA(0.75V)
39	PWR03_+VDDQ/ +V0P6S_MEM
40	PWR04_ISL62776_VDDCR_VDD&SOC
41	PWR05_+VDDCR_VDD_2phase
42	PWR06_+VDD_SOC_1phase
43	PWR07_+V12S/+V5S/+V3P3S
44	PWR08_+V1P8S/ +VDDPS
45	Sequence
46	History



TITLE BLOCK
Size | Document Number

Custom PICO-V2K4

Date: Monday, May 03, 2021

Rev: A0.1_0_0 Sheet: 1 of 45

SOC AGPIO Pins:

Name	Power Well	Default	GPIO Function
Name	Power well	Derault	GPIO FUNCTION
AGPIO0	VDD_33_S5		PM_PWRBTN#
AGPIO1	VDD_33_S5		PM_SYSRST#
AGPIO2	VDD_33_S5		PCIE_WAKE#
AGPIO3			SMB_ALERT#
AGPIO4			APU AGPIO4(TP)
AGPIO5			SSD_SATA_DEVSLP
AGPIO6			I2C_SOC_IRQ
AGPIO7			
AGPIO8			SIO OVT#
AGPIO9			I2C SDA EC
AGPIO10	VDD 33 S5		S0A3 GPIO
AGPIO11	VDD 33 S5		M2MDET
AGPIO12	VDD 33 S5		
AGPIO16			USB TYPEC OC
AGPIO17			USB OC# 1
AGPIO18			USB OC# 2
AGPIO19	VDD 33 S5		12C3 SCL
AGPIO20	VDD 33 S5		I2C3 SDA
AGPIO21	VDD_55_65		IZCO_ODA
AGPIO22			SIO PME#
AGPIO22 AGPIO23	_		AC PRES
AGPIO23	_		USB OC# 3
AGPIO24 AGPIO29	VDD 18		TPM SPI CS#
			ESPI SPI CS#
AGPIO30	VDD_18_S5		ESPI_SPI_CS#
AGPIO31			
AGPIO32			LPC_RST#_R
AGPIO40			I2C_SCL_EC
AGPIO68			
AGPIO69			I2C_IRQ_EC
AGPIO84			
AGPIO85			
AGPIO86			SPI_CLK2_R
AGPIO87			LPC_SERIRQ
AGPIO88			TPM_PIRQ
AGPIO89			
AGPIO90			
AGPIO91			SPKR
AGPIO92	VDD_33		CLKREQ0#_SSD
AGPIO115	VDD 33		CLKREQ1# LAN1
AGPIO116	VDD 33		CLKREQ2# LAN2
AGPIO129	VDD_33/VDD_18		KBRST#
AGPIO130			SATA ACT#
AGPIO144			
AGPIO256			
AGPIO257			
AGPIO258			
AGPIO259			
AGPIO260			
AGPIO261			
AGPIO262			
AGPIO263			1
AGPIO264			+
AGPIO265			1
AGPIO269			
AGPIO209 AGPIO270			+
AGFIUZIU			1

SOC EGPIO Pins:

		1	
Name	Power Well	Default	GPIO Function
EGPIO26			APU PCIE RST#
EGPIO27			PCIE RST1#
EGPIO42			
EGPIO67			SPI ROM REQ#
EGPIO70			
EGPIO74			LPCCLK0
EGPIO75			LPCCLK1
EGPIO76			
EGPIO104			LAD0 ESPI1 DATA0
EGPIO105			LAD1 ESPI1 DATA1
EGPIO106			LAD2 ESPI1 DATA2
EGPIO107			LAD3 ESPI1 DATA3
EGPIO108	VDD 33		LPC DRQ#
EGPIO109			LPC FRAME#
EGPIO113	VDD 33		SMB CLK
EGPIO114	VDD 33		SMB DATA
EGPIO120	VDD 33		
EGPIO121	VDD 33		
EGPIO131	VDD 33		CLKREQ3# MINI
EGPIO132	VDD 33		CLKREQ4# M2M
EGPIO140			
EGPIO141			
EGPIO142			
EGPIO143			
EGPIO145	VDD 18 S5		I2C0 SCL
EGPIO146	VDD_18_S5		I2C0_SDA
EGPIO147	VDD 18 S5		I2C1 SCL
EGPIO148	VDD 18 S5		I2C1 SDA
EGPIO266			
EGPIO267			
EGPIO268	1		
EGPIO271			

Advanced GPIO - can be used for interrupt, wake, or GPIO. Enhanced GPIO - can be used only for GPIO.

Name	Tolerance	Power Well	Default	Function
			Donaun	
GPIO00 GPIO01	5V 5V	I_VSB3V I_VSB3V	Native	ERP_CTRL0# ERP_CTRL1#
GPIO01 GPIO02	5V 5V	I_VSB3V	Native Native	SIO SUS WARN
GPIO02 GPIO03	5V 5V	I VSB3V	Native	SIO_SUS_ACK#
GPI003	5V	I VSB3V	Native	SIO SLP SUS#
GPIO04 GPIO05	5V 5V	I VSB3V	Native	LANZ DISABLE#
GPIO06	5V	I VSB3V	Native	LAN2_DISABLE# LAN1_DISABLE#
GPI007	5V	I VSB3V	Native	BID0
GPIO10	5V	I VSB3V	Native	AUDIO MUTE#
GPIO10	5V	I VSB3V	Native	EN USB
GPIO12	5V	I VSB3V	Native	I2C SCL SIO
GPI013	5V	I VSB3V	Native	I2C SDA SIO
GPIO14	5V	I VSB3V	Native	ATX_AT_TRAP
GPIO15	5V	I VSB3V	Native	WDT RST#
GPIO16	5V	I VSB3V	Native	USB PD EEPRO
GPI017	5V	I VSB3V	Native	PECI
GPIO20	5V	I VSB3V	Native	ALERT#
GPIO21	5V	I VSB3V	Native	SIO ATXPG
GPI022	5V	I VSB3V	Native	PWSIN#
GPIO22 GPIO23	5V	I VSB3V	Native	PM PWRBTN#
GPI024	5V	I VSB3V	Native	
GPIO24 GPIO25	5V	I_VSB3V	Native	PM_SLP_S3# PS_ON#
GPIO25 GPIO26	5V	VBAT	Native	PCH PWROK
GPI027	5V	VBAT	Native	SIO RSMRST#
GPI030	5V	3VCC	Native	DCD3#
GPI031	5V	3VCC	Native	RI3#
GPI032	5V	3VCC	Native	CTS3#
GPI032	5V	3VCC	Native	DTR3#
GPI033	5V	3VCC	Native	RTS3#
GPI035	5V	3VCC	Native	DSR3#
GPI036	5V	3VCC	Native	TX3#
GPI037	5V	3VCC	Native	RX3#
GPIO37 GPIO40	5V	3VCC	Native	DCD4#
GPI041	5V	3VCC	Native	RI4#
GPIO41 GPIO42	5V	3VCC	Native	CTS4#
GPI043	5V	3VCC	Native	DTR4#
GPIO43	5V	3VCC	Native	RTS4#
GPIO45	5V	3VCC	Native	DSR4#
GPIO46	5V	3VCC	Native	TX4#
GPI040 GPI047	5V	3VCC	Native	RX4#
GPI050	5V	3VCC	Native	COM1_SLEW
GPI051	5V	3VCC	Native	COM1 MODE0
GPI052	5V	3VCC	Native	COM1 MODE0
GPI053	5V	3VCC	Native	COM1 MODE1
GPI054	5V	3VCC	Native	COM2 SLEW
GPI055	5V	3VCC	Native	COM2 MODE0
GPIO56	5V	3VCC	Native	COM2 MODE1
GPI057	5V	3VCC	Native	COM2 MODE2
GPI060	5V	3VCC	Native	COM2_MODE2
GPI061	5V	3VCC	Native	COM3_SLEVV
GPI062	5V	3VCC	Native	COM3_MODE1
GPI063	5V	3VCC	Native	COM3_MODE1
GPI064	5V	3VCC	Native	COM3_MODE3
GPI065	5V	I VSB3V	Native	I2C_SIO_IRQ
GPI066	5V	VBAT	Native	DPWROK
GPI066 GPI067	5V 5V	I_VSB3V	Native	PM SLP S5#
GPI070	5V	3VCC	Native	LVDS_EN
GPI071	5V	3VCC	Native	W DISABLE0#
GPI071 GPI072	5V	3VCC	Native	CARD PWR OF
GPI072 GPI073	5V 5V		Native	LVD1 PD#
GPI073 GPI074	5V 5V	3VCC	Native	
GPI074 GPI075	5V 5V	3VCC		COM4 SLEW COM4 MODE0
		3VCC	Native	
GPIO76	5V 5V	3VCC 3VCC	Native	COM4_MODE1
GPIO77			Native	COM4_MODE2
GPIO80	5V	3VCC	Native	DIO 0
GPIO81	5V	3VCC	Native	DIO_1
GPIO82	5V	3VCC	Native	DIO 2
GPIO83	5V	3VCC	Native	DIO_3
GPIO84	5V	3VCC	Native	DIO_4
GPIO85	5V	3VCC	Native	DIO_5
GPIO86	5V	3VCC	Native	DIO_6
GPIO87	5V	3VCC	Native	DIO_7
GPIO90	5V	IFP	Native	LPC_DRQ#
GPIO91	5V	I_VSB3V	Native	KBRST#
	F1.7			


SMBus/I2C Addresses:

Device	Address
PTN3460	0x40h
GPIO IC (SIO 81966)	6Eh

PCB Footprints














System Setting Size Document Number
Custom PICO-V2K4 Rev: A0.1_0_0 Sheet: 2 of 46



























































































COM2-RS232/RS422/RS485



COM3-RS232/RS422/RS485



COM4-RS232/RS422/RS485




TABLE 1: Mode Select Configuration for F81439


Pin 29 MODE_0	Pin 36 MODE_1	Pin28 MODE_2	Mode	Status
0	0	0	RS-422 Full Duplex	1T/1R RS-422
0	0	1	Pure RS-232	3T/5R RS-232.
0	1	0	RS-485 Half Duplex	1T/1R RS-485, TX ENABLE Low Active
0	1	1	RS-485 Half Duplex	1T/1R RS-485, TX ENABLE High Active
1	0	0	RS-422 Full Duplex	1T/1R RS-422 with termination resistor
1	0	1	Pure RS-232	1T/1R RS-232 co-exists with RS485 application without the need for the bus switch IC (for special usage).
1	1	0	RS-485 Half Duplex	1T/1R RS-485 with termination resistor TX ENABLE Low Active
1	1	1	Low Power Shutdown	All I/O pins are High Impedance


DCD 1 CON		-		DCD 2	
RX 1 CON	1	••	2		CON
TX 1 CON	3 5		6		CON
DTR 1 CON	7	• •			CON
DIK_I_CON			8	DIR_2	_CON
I nep + cost	9	• •	10		
RIS 1 CON			12	RIS 2	CON
	13		14		
CTS_1_CON	15		16		CON
RI_1_CON	17		18	RI_2_0	CON
	19		20 🗸		
DCD_3_CONX			22 ^	DCD_4	
RX_3_CON	23	111	24		CON
TX_3_CON	25		26		CON
DTR_3_CON	27		28	DTR_4	CON
al	29		30		
"I DSR_3_CON	31		32	DSR_4	_CON
RTS_3_CON	33		34	RTS_4	CON
CTS_3_CON	35		36		CON
RI_3_CON	37		38	RI_4_0	CON
	39		40		
, ×	41	•••	42 X		1
4	H1		H2		
	^		_		


	Pin Mappin	g	
Ī	RS-232	RS-485	RS-422
R1_IN	DSR		
T1_OUT	RTS		
T2_OUT	TX		RS422_RX+ (A)
T3_OUT	DTR		RS422_RX- (B)
R2_IN	CTS		
R3_IN	RI		
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)


Maximum Slew rate control				
SLEW	RS-232	RS-485/RS-422		
0	1Mbps	10Mbps		
1	250Kbps	250Kbps		








































Change History Revision Date Page Modification Reason 2021/03/12 First Release. A0.1 1 ~ 46

| Title | History | Size | Document Number | Rev. | A0.1_0_0 | Date: Monday, May 03, 2021 | Sheet: 46 of 46