


GENE-BT05 Rev.A0.2

Sub Compact Board

Intel Bay Trail-D / Bay Trail-M / Bay Trail-I Platform Cross Compatibility




raye	ilidex
1	COVER SHEET
2	SYSTEM SETTINGS
3	POWER DELIVERY
4	POWER SEQUENCE
5	SOC_DDR
6	SOC_CRT_DDI
7	SOC_SATA_PCIE_HDA_MMC_SD
8	SOC_CLK_PCU_RTC
9	SOC_USB_LPC_SMBUS
10	SOC_POWER I
11	SOC_POWER II
12	SOC_GND
13	DDR3_SODIMM
14	CRT
15	НДМІ
16	PTN3460 eDP to LVDS
17	LAN1_INTEL i211
18	LAN2_INTEL i211
19	SATA,CFAST
20	MINI CARD I /mSATA
21	MINI CARD II
22	USB HUB
23	USB 3.0/2.0 PORT
24	SD_USB2 Device
25	TOUCH PANEL
26	SUPERIO_FINTEK 81866
27	SPI BIOS,TPM,LPC,CMOS
28	KB,MS,LPT,HWMONITOR
29	COM1~COM4
30	GPIO F75111
31	HD AUDIO ALC892
32	POWER VR_+VSM
33	POWER VR_+V1.0A_+V1.8A
34	POWER VR_LDO
35	POWER VR_IMVP7
36	POWER VR_+VREG5, +V3.3A
37	POWER VR_+V1.05S
38	STANDBY POWER
39	SYSTEM POWER
40	POWER SEQUENCE LOGIC
41	POWER INPUT,MISC
42	HISTORY

Index

Page

Project Number: E130607

Production Line: Sub.ESB.AASM



SOC GPIO Pins:

Name GPIO_S0_SC[00]	Power Well 1.8V Core	Default	GPIO Function
	1.8\/ Core		1
		20k,L	SATA_GP[0]
GPIO S0 SC[01]	1.8V Core	20k,L	SATA GP[1]
GPIO S0 SC[07]	1.8V Core	20k,H	SD3 WP
GPIO S0 SC[55]	1.8V Core	20k,L	
GPIO_S0_SC[56]	1.8V Core		
GPIO_S0_SC[57]	1.8V Core	20k,H	
GPIO_S0_SC[58]	1.8V Core	20k,L	
GPIO_S0_SC[59]	1.8V Core	20k,L	LVDS_RBIT0
GPIO_S0_SC[60]	1.8V Core	20k,L	LVDS_RBIT1
GPIO_S0_SC[61]	1.8V Core	20k,H	LVDS_RBIT2
GPIO_S0_SC[92]	1.8V Core	20k,H	LVDS_RBIT3
GPIO_S0_SC[93]	1.8V Core	20k,H	LVDS_RBIT4
GPIO_S0_SC[94]	1.8V Core	20k,L	TOUCH_INT_1P8
GPIO_S0_SC[95]	1.8V Core	20k,L	TOUCH_RST#_1P8
GPIO_S5[00]	1.8V Suspend	20k,H	WAKE_RI#
GPIO_S5[01]	1.8V Suspend	20k,H	GPIO_PME#
GPIO_S5[02]	1.8V Suspend	20k,H	
GPIO_S5[03]	1.8V Suspend	20k,H	
GPIO_S5[04]	1.8V Suspend	20k,L	
GPIO_S5[05]	1.8V Suspend	20k,L	
GPIO_S5[06]	1.8V Suspend	20k,L	
GPIO_S5[07]	1.8V Suspend	20k,L	
GPIO_S5[08]	1.8V Suspend	20k,L	
GPIO_S5[09]	1.8V Suspend	20k,L	
GPIO_S5[10]	1.8V Suspend	20k,H	
GPIO_S5[17]	1.8V Suspend	20k,H	
GPIO_S5[22]	1.8V Suspend	20k,L	V3.3A_TCHC_EN
GPIO_S5[23]	1.8V Suspend	20k,L	
GPIO_S5[24]	1.8V Suspend	20k,L	
GPIO_S5[25]	1.8V Suspend	20k,L	
GPIO_S5[26]	1.8V Suspend	20k,L	
GPIO_S5[27]	1.8V Suspend	20k,H	
GPIO_S5[28]	1.8V Suspend	20k,H	
GPIO_S5[29]	1.8V Suspend	20k,H	
GPIO_S5[30]	1.8V Suspend	20k,H	

SMBus/I2C Addresses:

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
CMOS Backup EEPROM	AEh
GPIO IC	6Eh
PTN3460 Slave	C0h

PCB Footprints






PCB STACK : Impedence 55ohm +/-	-
	Layer 1 : Component
	Layer 2 : GND
	Layer 3 : Signal
	Layer 4 : Signal
	Layer 5 : POWER
	Layer 6 : Signal
	Layer 7 : GND
	Layer 8 : Solder


F81866D GPIO Pins:


Name	Tolerance	Power Well	Default	Function
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#
GPIO01	5V	I_VSB3V	Native	ERP CTRL1#
GPIO02	5V	I_VSB3V	Native	PM_SUS_WARN
GPIO03	5V	I_VSB3V	Native	PM SUS ACK#
GPIO04	5V	I_VSB3V	Native	PM_SLP_SUS#
GPIO05	5V	I_VSB3V	Native	LAN1 DISABLE
GPIO06	5V	I_VSB3V	Native	LAN2 DISABLE
GPIO07	5V	I_VSB3V	Native	W DISABLE0#
GPIO10	5V	I_VSB3V	Native	W DISABLE1#
GPIO11	5V	I_VSB3V	Native	EN USB
GPIO12	5V	I_VSB3V	Native	DIS_TOUCH#
GPIO13	5V	I_VSB3V	Native	B10_1 0 0 0 1 111
GPIO14	5V	I_VSB3V	Native	ATX_AT_TRAP
GPIO15	5V	I_VSB3V	Native	WDT_RST#
GPIO16	5V	I_VSB3V	Native	1101_101#
GPIO17	5V	I_VSB3V	Native	SIO PECI
GPIO20	5V	I_VSB3V	Native	010_1 201
GPI020	5V	I_VSB3V	Native	
GPIO21 GPIO22	5V	I VSB3V	Native	EXT PWRBTN#
GPIO23	5V	I_VSB3V	Native	PM_PWRBTN#
GPIO24	5V	I_VSB3V	Native	PM_SLP_S3#
GPIO25	5V	I_VSB3V	Native	PSON#
GPIO26	5V	VBAT	Native	PWOK
GPIO27	5V	VBAT	Native	SIO_RSMRST#
GPIO30	5V	3VCC	Native	DCD3#
GPIO31	5V	3VCC	Native	RI3#
GPIO32	5V	3VCC	Native	CTS3#
GPIO33	5V	3VCC	Native	DTR3#
GPIO34	5V	3VCC	Native	RTS3#
GPIO35	5V	3VCC	Native	DSR3#
GPIO36	5V	3VCC	Native	TX3#
GPIO37	5V	3VCC	Native	RX3#
GPIO40	5V	3VCC	Native	DCD4#
GPIO41	5V	3VCC	Native	RI4#
GPIO42	5V	3VCC	Native	CTS4#
GPIO43	5V	3VCC	Native	DTR4#
GPIO44	5V	3VCC	Native	RTS4#
GPIO45	5V	3VCC	Native	DSR4#
GPIO45	5V	3VCC	Native	TX4#
GPIO46 GPIO47	5V	3VCC	Native	RX4#
GPIO50	5V	3VCC		DIO 0
		3VCC	Native	DIO_0
GPIO51	5V		Native	
GPIO52	5V	3VCC	Native	DIO_2
GPIO53	5V	3VCC	Native	DIO_3
GPIO54	5V	3VCC	Native	DIO_4
GPIO55	5V	3VCC	Native	DIO_5
GPIO56	5V	3VCC	Native	DIO_6
GPIO57	5V	3VCC	Native	DIO_7
GPIO60	5V	3VCC	Native	
GPIO61	5V	3VCC	Native	
GPIO62	5V	3VCC	Native	
GPIO63	5V	3VCC	Native	
GPIO64	5V	3VCC	Native	
GPIO65	5V	I_VSB3V	Native	LPC_PME#
GPIO66	5V	VBAT	Native	DPWROK
GPIO67	5V	I_VSB3V	Native	PM SLP S5#
GPIO70	5V	3VCC	Native	PE
GPIO71	5V	3VCC	Native	BUSY
GPIO72	5V	3VCC	Native	ACK#
GPI073	5V	3VCC	Native	SLIN#
GPI073	5V	3VCC	Native	PINIT#
GPI075	5V	3VCC	Native	ERR#
GPI075 GPI076	5V	3VCC		AFD#
GPIO76 GPIO77	5V 5V		Native Native	STB#
		3VCC		
GPIO80	5V	3VCC	Native	PD0
GPIO81	5V	3VCC	Native	PD1
GPIO82	5V	3VCC	Native	PD2
GPIO83	5V	3VCC	Native	PD3
GPIO84	5V	3VCC	Native	PD4
GPIO85	5V	3VCC	Native	PD5
GPIO86	5V	3VCC	Native	PD6
GPIO87	5V	3VCC	Native	PD7


F75111RG GPIO Pins:


					1
Name	Tolerance	Power Well	Default	Function	
GPIO10	5V	VSB3V	Native	BOARDID BITO	
GPIO11	5V	VSB3V	Native	ADM213 EN	1
GPIO12	5V	VSB3V	Native	81438 SD	0
GPIO13	5V	VSB3V	Native		
GPIO14	5V	VSB3V	Native	BOARDID_BIT1	
GPIO15	5V	VSB3V	Native	BOARDID_BIT2	
GPIO16	5V	VSB3V	Native	BOARDID_BIT3	
GPIO17	5V	VSB3V	Native	BOARDID_BIT4	
GPIO20	5V	VSB3V	Native	SEL_COM2_MD0	1
GPIO21	5V	VSB3V	Native	SEL_COM2_MD1	
GPIO22	5V	VSB3V	Native	COM2 SLEW	1
GPIO23	5V	VSB3V	Native	SEL COM3 MD0	1
GPIO24	5V	VSB3V	Native	SEL COM3 MD1	1
GPIO25	5V	VSB3V	Native	COM3 SLEW	1
GPIO26	5V	VSB3V	Native		1
GPIO27	5V	VSB3V	Native		
GPIO30	5V	VSB3V	GPIO	LVDS_EN	
GPIO31	5V	VSB3V	GPIO	LVDS_CFG1	1
GPIO32	5V	VSB3V	GPIO	LVDS_CFG2	0
GPIO33	5V	VSB3V	GPIO	LVDS PD#	1










































CRT +<u>V5</u>S +V5S_DISP FB13 80_200mA/L0402 FB26 30_1A/L0603 [6] CRT_RED MBR130T1G FUSE_1.1A/R1206 C295 10pF/C0402 C589 C590 R380 150_1%/R0402 C296 27pF/C0402 C588 FB12 80_200mA/L0402 CRT_GREEN [6] CRT_GREEN ____ R378 150_1%/R0402 C298 10pF/C0402 C300 27pF/C0402 FB14 R811 75_1%/R0402 R810 75_1%/R0402 R809 75_1%/R0402 80_200mA/L0402 [6] CRT_BLUE R379 C297 C299 27pF/C0402 Q56 2N7002WT1<u>G</u> G Q55 2N7002WT1G G Q54 2N7002WT1G 10pF/C0402 150_1%/R0402 +V5S R790 10K/R0402 CRT_PLUG +V5S_DISP R782 0/R0402 R793 2.2K/R0402 R363 2.2K/R0402 FB24 80_200mA/L0402 FB9 80_200mA/L0402 U30 C268 C284 33pF/C0402 33pF/C0402 [6] CRT_DDC_DATA DDC_IN1 DDC_OUT CN30 [6] CRT_DDC_CLK < DDC_IN2 DDC_OUT2 FB10 80_200mA/L0402 HSYNC [6] CRT_HSYNC \(\sum_{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\tint{\text{\tint{\text{\tint{\text{\tint{\text{\text{\text{\text{\tinit}\text{\text{\text{\text{\text{\text{\text{\text{\text{\tilit{\text{\tinit}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tinit}\\ \tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tilit{\text{\tinit}\\ \tint{\text{\text{\text{\text{\text{\text{\tinit}}\\ \tittt{\text{\text{\text{\text{\text{\text{\tinithtet{\text{\tilit{\text{\tinit}\tint{\text{\text{\texi}\tilit{\text{\tiin}\tiint{\text{\tii}}\tint{\tiint{\text{\tii}}\tint{\tiint{\ti SYNC_IN1 SYNC_OUT FB11 80_200mA/L0402 0000 [6] CRT_VSYNC \(\sum_{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\text{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tint{\text{\tint{\text{\tint{\text{\tint{\text{\text{\tint{\text{\tint{\tint{\tint{\tinit{\text{\text{\text{\text{\tinit}\text{\tinithtent{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\tinit{\text{\tinit{\text{\tinit{\text{\ti}\tint{\text{\text{\tint{\tint{\text{\tin}\tint{\text{\text{\text{\tinithtent{\text{\text{\text{\tin}\tint{\tint{\tinit{\tinith}\tint{\text{\text{\tinit{\text{\tinit}\tint{\tinit{\text{\ti}\ti SYNC_OUT2 SYNC_IN2 +V5S_DISP VCC_VIDEO VCC_SYNC VCC_DDC +V5S +V5S +V3.3S C285 : 33pF/C0402 C294 33pF/C0402 __CRT_RED VIDEO_1 00 VIDEO_2 BYP CRT_BLUE VIDEO_3 GNDD C269 0.22uF_10V/C0402 C259 0.1uF_16V/C0402 D14 EZJZ0V800AA 15P 1760015-051-R **CRT** Document Number GENE-BT05 Rev: A0.2 an /ISUS assoc. co. Date: Friday, November 08, 2013 Sheet: 14 of 42













CFast

















₹®	Title		
, _®	SAT	A,CFAST	
	Size Custom	Document Number GENE-BT05	Rev: A0.2


Sheet: 19 of 42

































DDR3L Power




MACDE	C - I	:_	


MODE Selection						
Resistance(K ohm)	SW Frequency(kHz)	Discharge Mode				
200	400	Tracking				
100	300	Tracking				
68	300	Non-tracking				
47	400	Non-tracking				


\$3/\$5 Power State Control


23/22 PC	ower State C	ZONUTOI				
STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF
S4/S5	LO	LO	OFF	OFF	OFF	OFF





Sheet: 32 of 42




















HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2013/05/17	A0.1	First Release		Lena	Benson
2	2013/06/10	A0.1	Remove DVI circuit.	P15	Lena	Benson
3	2013/06/19	A0.1	1.Remove eDP circuit. 2.Remove eDP page (P17)	P16 P17	Lena	Benson
			DDI1_VDDEN/DDI1_BKLTEN/DDI1_BKLTCTL DDI1_TXP_2/DDI1_TXN_2/DDI1_TXP_3/DDI1_TXN_3 Unconnected.	P6		
			Remove eDP_LVDS_SEL GPIO	P30		
3	2013/09/30	A0.2	1.R407 change to 100K from 130K for OCP adjust. 2.R411 change to 33K from 44.2K for OCP adjust. 3.Q5 G2 add a cap. C378 (4700pf) 4. Remove VSS_EN discharge.	P32 P36 P36 P41	Lena	Benson

AA FON®	Title Revision History				
	Size Custom	Document Number GENE-BT05		Rev: A0.2	
an /isus assoc. co.	Date: Tues	day November 05 2013	Sheet:	42 of	42