

## EMB-BT7-B10 Block Diagram






## Power Up Sequence












SOC (Bay Trail) GPIO Setting


	SOC (Bay Trail) GPIO Setting						
	_GPIO		Signal Name	Int & Ext Pull-up/down			
	0_SC[00]	Native Native	NC	INT PD	+1.8V		
GPIO_S	0_50[01]	Native	NC	EXT PU			
		Native	SATA_LED#		+1.8V		
	0_SC[03]		CLKREQ_WLAN#	INT PU & EXT PU	+1.8V		
		Native	CLKREQ1# (NC)	INT PU & EXT PU INT PU & EXT PU	+1.8V		
	0_SC[05]		CLKREQ2# (NC)		+1.8V		
_	0_SC[06]	Native	CLKREQ_GLAN#	INT PU & EXT PU	+1.8V		
_	0_SC[07]						
_	0_SC[08]		ACZ_RST#	INT PD	+1.5V		
	0_SC[09]	Native	ACZ_SYNC	INT PD	+1.5V		
	0_SC[10]	Native	ACZ_BCLK	INT PD	+1.5V		
		Native	ACZ_SDOUT	INT PD	+1.5V		
	0_SC[12]		ACZ_SDINO_AUD	INT PD	+1.5V		
		Native	NC	INT PD	+1.5V		
	0_SC[14]		NC	INT PD	+1.5V		
	0_SC[15]		NC	INT PD	+1.5V		
		Native	NC	INT PD	+1.8V		
	SC[24:17]	Native	NC	INT PU	+1.8V		
GPIO_S	0_SC[25]	Native	NC	INT PU	+1.8V		
GPIO_S	0_SC[26]	Native	NC	INT PU	+1.8V		
	0_SC[27]		NC	INT PD	+1.8V		
10_S0_S	SC[31:28]	Native	NC	INT PU	+1.8V		
	0_SC[32]		NC	INT PU	+1.8V		
	0_SC[33]		SD3 CLK	INT PD & EXT PU	+1.8VS/+		
	- BC[37:34]		SD3 D[3:0]	INT PU & EXT PU	+1.8VS/+		
		Native	SD3 CD#	INT PU & EXT PU	+1.8V		
	0_SC[39]		SD3_CMD	INT PU & EXT PU	+1.8VS/+		
	0_SC[40]	Native	SD3_CMD SD3_1P8_EN	INT PD	+1.8V		
		Native		INT PU & EXT PU	+1.8V		
	C[45:42]		SD3_PWR_EN#	INT PU			
	0_SC[46]	Native	LPC_AD[3:0]		+3VS		
		Native	LPC_FRAME#	INT PU	+3VS		
		Native	L_CLKOUT0	INT PD	+3VS		
	0_SC[48]		L_CLKOUT1	INT PD	+3VS		
		Native	PM_CLKRUN#_R	INT PU & EXT PU	+3VS		
_	0_SC[50]	11000110	INT_SERIRQ_SOC_R	INT PU	+1.8V		
	0_SC[51]		SMB_DATA_SOC	INT PU & EXT PU(NC)	+1.8V		
	0_SC[52]	Native	SMB_CLK_SOC	INT PU & EXT PU(NC)	+1.8V		
	0_SC[53]	Native	SMB_ALERT#_SOC	INT PU & EXT PU	+1.8V		
GPIO_S	0_SC[54]	GPI	EC_SMB_INT2#				
	0_SC[55]	GPO	WWAN_ON#		+1.8V		
GPIO_S	0_SC[56]	GPI	STRAP_A16_SWAP	EXT PU	+1.8V		
GPIO_S	0_SC[57]	GPO	UART TXD DBG		+1.8V		
GPIO_S	0_SC[58]	GPI	MEMID0		+1.8V		
GPIO_S	0_SC[59]	GPI	MEMID1		+1.8V		
GPIO_S	0_SC[60]	GPI	MEMID2		+1.8V		
GPIO_S	0_SC[61]	GPI	UART RXD DBG		+1.8V		
GPIO_S	0_SC[62]		NC		+1.8V		
	0_SC[63]	GPI	I2S 2 FRM	EXT PU	+1.8V		
		Native	NC		+1.80		
	0_SC[65]	GPI	I2S 2 TXD	EXT PU	+1.80		
_	0_SC[66]		PCB ID0	EXT PD	+1.8V		
	0 SC[67]		PCB_ID0	EXT PD	+1.8V		
		Native	NC PCB_IDI		+1.8V		
		Native	NC NC				
	C[77:70]		-	INT PU	+1.8V		
			NC NC	INT PU	+1.8V		
		Native	NC	INI FU	+1.8V		
	0_SC[84]	Native	EC_SMB_DAT2		+1.8V		
	0_SC[85]	Native	EC_SMB_CLK2		+1.8V		
	0_SC[86]	Native	EC_SMB_DAT3		+1.8V		
_	0_SC[87]	Native	EC_SMB_CLK3		+1.8V		
	0_SC[88]	GPO	WLAN_LED	INT PU	+1.8V		
	0_SC[89]	GPO	BT_LED	INT PU	+1.8V		
GPIO_S	0_sc[90]	Native	NC	INT PU	+1.8V		
GPIO_S	0_SC[91]	GPIO	SD3_WP	INT PU & EXT PU(NC)	+1.8V		
GPIO_S	0_SC[92]	GPO	WLAN_ON#		+1.8V		
GPIO_S	0_SC[93]	GPO	BT ON#		+1.8V		
	0_SC[94]	Native	NC		+1.8V		
GPIU_3							
_	0_SC[95]	Native	NC		+1.8V		


SOC (Bay Trail) GPIO Setting


SOC GPIO		il) GPIO Set	Int & Ext Pull-up/down	Power
GPIO_S5[0]	GPI	EC WAKE SCI SOC	Inc & Exc Pull-up/down	+1.8VSU
GPIO S5[3:1]	Native	NC	INT PU	+1.8VS
GPIO_S5[4]	Native	NC NC	INI PO	+1.8VS
GPIO_S5[6:5]				
		NC		+1.8VS
GPIO_S5[7]	GPI	EXT_SMI#_SOC		+1.8VSU
GPIO_S5[8]		NC		+1.8VS
GPIO_S5[9]		NFC_RST#_R		+1.8VS
GPIO_S5[10]	Native	NFC_INT_R		+1.8VS
GPIO_S5[11]	Native	ME_SUSPWRDNACK		+1.8VS
GPIO_S5[12]	Native	NC		+1.8VS
GPIO_S5[13]	Native	SLP SOIX# 18		+1.8VSU
GPIO_S5[14]	Native	SLP LAN#	EXT PU(NC)	+1.8VS
GPIO_S5[15]	Native	PCIE WAKE#	INT PU & EXT PU	+1.8VSU
		PM PWRBTN# 18	INT PU	+1.8VSU
GPIO S5[17]	Native	NC NC		+1.8VS
GPIO S5[18]				
_	Native	NC	THE DIE - DIE DIE	+1.8VS
GPIO_S5[19]	Native	USB_OC_0#	INT PU & EXT PU	+1.8VSU
GPIO_S5[20]		USB_OC_0#	INT PU & EXT PU	+1.8VSU
GPIO_S5[21]	GPI	SPI_SO_SPI	INT PU	+1.8VS
GPIO_S5[30:22]	GPIO	XDP_GPIO_DFX[8:0]		+1.8VS
GPIO_S5[31]	GPI	EC_SMB_INT3#		+1.8VSU
GPIO_S5[43:32]	Native	NC	l	+1.8VS
			<u> </u>	<b>-</b>
	<b>-</b>		l	
			l	
	ļ			
	<u> </u>			
			l	
	<b>-</b>			
	<b>——</b>			
	<b></b>			
			l	
				1
	<b>-</b>			
			l	-
	ļ		<b> </b>	1
	ļ			
			1	
















































R2.00
Remove PCIe to SATA bridge by JSW confirmed.









R2.00

Del SATA3G\_1, SATA6G\_1, SATA6G\_2 and 1.25V LDO of ASM1061.









R2.00 Remove PCIe switch.





R2.00 Remove PCIex1 Connector.














R2.00 Remove DIO function










R2.00 Remove USB2.0 Hub.



## Circuit in this page is also including in Back I/O demo circuit +5V\_USB +5V\_USB\_P23 N/A 90Ohm/100MF UC2 =0.1UF/16V 100UF/16V N/A 2 00hm 2 00hm 2 00hm USB\_OC\_0# <<-EL 820U: 11V040827130 GND GND PL 560U: 11V090567128 USB port2 connect to USB\_23 connector, because MINI CARD2 don't need USB interface by JSW confirmed. GND USB port3 connect to USB\_23 connector, because USB Hub IC has been removed. +5V\_USB\_P23 USB 12 Rear IO S USB PP2 O TDE G11 +5V\_USB\_P23 GND S\_USB\_PP3 S\_USB\_PN3 USB CON 2X4P IP4220CZ6 STANDARD CIRCUIT USB\_MOS5 HD\_DEMO\_USB

5



R2.00 Remove USB\_HUB56 Header




R2.00 Remove USB HUB7 Header.




R2.00 Remove TPM function.


ASUSTEK COMPUTER INC Engineer:
Size Project Name EMB-BT7 R2.00
Date: Friday, October 04, 2019 Sheet 42 of 60



R2.00
Remove COM1 and LPT conne









CTS2 C721	2180PF/50V
RTS2 C791	2180PF/50V
RI2 C68 1	2180PF/50V
	· ·
DCD2 C73 1	2180PF/50V
DCD2 C73 I	2180PF/50V
RXD2 C751	2180PF/50V
DTR2 C781	2180PF/50V
TXD2 C861	2180PF/50V

DSR2 C76 1 2180PF/50V






## +3VSB


WAKE ON MODEM


10KOhm

















# R2.00 Remove KBMS connector.


Title: LVDS power

Rev

Engineer:

EMB-BT7






R2.00 Remove LPC Clock buffer.





## **EMI**

## Logo

#### common Logo for all projects









### Fiducial Mask (光學點)


光學點需要 6 ~ 10 顆, LayoutRD會依空間大小及版本需求 擺放所需的光學點 所以兩種光學點都需畫入線路中, 最後再做刪除. 大顆十字光學點







You can only choose 6 pcs point for your project! Please choose them by your need!















\_\_\_\_\_

3









# EMB-BT7 schematic change list for R1.01A

#### 2015/07/28

- 1. Solve PLX8605 reset issue delete WR405 WC200 WQ23 WR403 WR402 WR404 WR350 WQ20 WR339 WQ19 WR338 WR341 add C449 U33 R586 R585 U34 R589 C450 D9 R588 R238 change to 0 ohm
- 2. Solve compatibility of PCIE card add C500 C501
- 3. For spec. WR216 set to NC

## EMB-BT7 schematic change list for R1.10

#### 2015/11/30

1. Add level shift of HDMI DDC singal

# EMB-BT7 schematic change list for R1.11

#### 2016/03/22

1. Modify SPI BIOS level shift circuit

# EMB-BT7 schematic change list for R1.12 (Customer's request)

- 1. SATA singal connect to MINI CARD2 from MINI CARD1
- 2. memory slot change to low profire

## EMB-BT7 schematic change list for R1.12A

#### 2017/09/06

1. Modify SVID circuit



```
5
 PG09: Remove SATA port0 colay with SATA3G 1, because SATA3G 1 connector has been removed.
 PG09: Del PCIe to SATA bridge, let PCIe port1 NC.
 PG09/PG29: Del PCIe switch, connect PCIe port3 to LAN1 controller.
 PG10: Del PCIe to SATA bridge, let PCIE CLK1 NC and del CLK EMI cap (WC79, WC80).
 PG10/PG29: Del PCIe switch, connect PCIE_CLK3 to LAN1 controller.
 PG10: Add reset IC at RSMRST# signal by JSW.
PG10: Add level shifter IC for PM SUSC# 18, PM SUSB# 18 and PLT RST# signals.
 PG11/PG39: USB port0 connect to USB 4 connector, because USB Hub IC has been removed.
 PG11/PG38: USB port2 connect to USB 23 connector, because MINI CARD2 don't need USB interface by JSW confirmed.
 PG11/PG38: USB port3 connect to USB 23 connector, because USB Hub IC has been removed.
 PG11: Remove HSIC interface, because USB Hub IC has been removed.
 PG11: Remove ENRS232 T, ENRS422 T and ENRS485 T, because COM1 has been removed.
 PG11/PG34: Remove R55 and connect LPC CLK1 to DEBUG1, because clock buffer has been removed.
 PG11/PG43: Connect LPC CLK0 to SIO, because clock buffer has been removed.
 PG13: AD16 and AD18 connect to GND, because MCSI interface is not used.
 PG21: Change Q31 from EMB07P03G to EMF09P02V by CE suggestion.
 PG22: Del USB2.0 support on Mini Card1 by JSW confirmed.
 PG22: Del UIM support on Mini Cardl by JSW confirmed.
CPG23: Remove PCIe to SATA bridge by JSW confirmed.
 PG24: Del SATA3G 1, SATA6G 1, SATA6G 2 and 1.25V LDO of ASM1061.
 PG27: Remove PCIe switch.
 PG28: Remove PCIex1 Connector.
 PG31: Add GD8 and CE1 to improve mSATA data crash issue when power off.
 PG31: Change pin2, pin24, pin52, pin39 and pin41 to +3VSB MiniCard2 on MINI CARD2.
 PG31: Del USB2.0 support on Mini Card2.
 PG31: Del PCIe support on Mini Card2.
 PG31: MINI CARD2 add full size support (option).
 PG32: Add L5, L6, L7 and L8 at H3 by JSW requirement.
 PG33: Remove DIO function.
 PG35: Add UD7 for USB2.0 ESD protection.
 PG35: Change PQ72 from PH6030DLV to NTMFS4C09NBT1G by CE suggestion.
 PG36: Remove USB2.0 Hub.
 PG37: Remove USB2.0 Hub.
\mathsf{B} PG40: Remove USB HUB56 Header.
 PG41: Remove USB HUB7 Header.
 PG42: Remove TPM function.
 PG43: Remove COM1, COM3~COM6, LPT and KBMS functions.
 PG44: Remove COM1 and LPT connector.
 PG45: Remove COM3~COM6 connectors.
 PG47: Remove KBMS connector.
 PG49: Del CLK2 connect to TPM, because TPM IC has been removed.
 PG52: Add L11, L13, L15 and L16 at H1 by JSW requirement.
 PG52: Add L17, L18, L19 and L20 at H2 by JSW requirement.
 PG52: Add L9, L10, L12 and L14 at H4 by JSW requirement.
PG43: Change +1.2VSUS to +1.8VSUS, because +1.2VSUS related design has been removed.
                                                                                                                                                         Title: History2
                                                                                                                                                         Engineer:
                                                                                                                                         ASHSTEK COMPLITED INC
                                                                                                                                             Project Name
```

EMB-BT7