


# EPIC -CFS7 A0.2



Page	Index
1	COVER SHEET
2	SYSTEM SETTINGS
3	POWER DELIVERY
4	POWER SEQUENCE
5	PROCESSOR 1-DMI/PEG
6	PROCESSOR 2-DDR4
7	PROCESSOR 3-DDI/EDP
8	PROCESSOR 4-CLK/CFG/RSVD
9	PROCESSOR 5-PWR1
10	PROCESSOR 6-PWR2
11	PROCESSOR 7-VSS
12	DDR4_SODIMMA
13	Reserved
14	PCH 1-SPI/SMLINK/UART/I2C
15	PCH 2-CLK
16	PCH 3-DMI/USB2.0/PCIE/USB3
17	PCH 4-DDI/USB3/LPC/eSPI
18	PCH 5-PCIE/SATA/FAN
19	PCH 6-HDA/SMB/MISC/I2S/RTC
20	PCH 7-PWR
21	PCH 8-VSS
22	HDMI1
23	HDMI2
24	LAN1_INTEL i211
25	LAN2_INTEL i211
26	POE controller
27	POE Power
28	MINI CARD & mSATA
29	SATA
30	USB
31	RJ45
32	Reserved
33	Reserved
34	SUPERIO_FINTEK 81966
35	COM1~COM2
36	SPI BIOS,LPC
37	DIO,HWMONITOR,FAN
38	POWER INPUT,MISC
39	POWER_+V5A_+V3P3A
40	POWER_+VDDQ_MEM/VPP
41	ON-SEMI_CORE & VCC_GT
42	ON-SEMI VCC_CORE
43	ON-SEMI VCC_GT
44	POWER_VCCSA
45	POWER_+V1.0A_+VCCIO
46	Boot Sequence
47	SYSTEM POWER
48	HISTORY

<Variant Name>

SOC GPIO Pins :

Name	Power Well	Default	GPIO Function
GPIO 0	3.3V	20K PD/I	
GPIO 1	3.3V	20K PD/I	
GPIO 2	3.3V	20K PD/I	
GPIO 3	3.3V	20K PD/I	
GPIO 4	3.3V	20K PD/I	BOARDID_BIT0
GPIO 5	3.3V	20K PD/I	BOARDID_BIT1
GPIO 6	3.3V	20K PD/I	BOARDID_BIT2
GPIO 7	3.3V	20K PD/I	BOARDID_BIT3
GPIO 8	3.3V	20K PD/I	BOARDID_BIT4
GPIO 9	3.3V	20K PD/I	
GPIO 10	3.3V	20K PD/I	
GPIO 11	3.3V	20K PD/I	
GPIO 12	3.3V	20K PD/I	
GPIO 13	3.3V	20K PD/I	GPIO PME#
GPIO 14	3.3V	20K PD/I	WAKE RI#
GPIO 15	3.3V	20K PD/I	
GPIO 16	3.3V	20K PD/I	
GPIO 17	3.3V	20K PD/I	
GPIO 18	3.3V	20K PD/I	
GPIO 19	3.3V	20K PD/I	
GPIO 20	3.3V	20K PD/I	
GPIO 21	3.3V	20K PD/I	
GPIO 22	3.3V	20K PD/I	SATA GP[0]
GPIO 23	3.3V	20K PD/I	SATA GP[1]
GPIO 24	3.3V	20K PD/I	SATA DEVS LP[0]
GPIO 25	3.3V	20K PD/I	SATA DEVS LP[1]
GPIO 26	3.3V	20K PD/I/OP	SATA LED_N
GPIO 27	3.3V	20K PD/I	
GPIO 28	3.3V	20K PD/I	
GPIO 29	3.3V	20K PD/I	
GPIO 30	3.3V	20K PD/I	
GPIO 31	3.3V	20K PD/I	
GPIO 32	3.3V	20K PD/I	
GPIO 33	3.3V	20K PD/I	PMIC IRQ
GPIO 216	3.3V	20K PD/IO	
GPIO 217	3.3V	20K PD/IO	
GPIO 218	3.3V	20K PD/IO	
GPIO 219	3.3V	20K PD/IO/OP	

F81966D GPIO Pins :


Name	Tolerance	Power Well	Default	Function
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#(REV)
GPIO01	5V	I_VSB3V	Native	ERP_CTRL1#(REV)
GPIO02	5V	I_VSB3V	Native	PM_SUS_WARN#(REV)
GPIO03	5V	I_VSB3V	Native	PM_SUS_ACK#(REV)
GPIO04	5V	I_VSB3V	Native	PM_SLP_SUS#(REV)
GPIO05	5V	I_VSB3V	Native	LAN1_DISABLE#
GPIO06	5V	I_VSB3V	Native	LAN2_DISABLE#
GPIO07	5V	I_VSB3V	Native	W_DISABLE0#
GPIO10	5V	I_VSB3V	Native	W_DISABLE1#(REV)
GPIO11	5V	I_VSB3V	Native	EN_USB(REV)
GPIO12	5V	I_VSB3V	Native	DIS_TOUCH#
GPIO13	5V	I_VSB3V	Native	
GPIO14	5V	I_VSB3V	Native	ATX_AT_TRAP
GPIO15	5V	I_VSB3V	Native	WDT_RST#
GPIO16	5V	I_VSB3V	Native	
GPIO17	5V	I_VSB3V	Native	SIO_PECI
GPIO20	5V	I_VSB3V	Native	mSATA_PCIE_SEL(REV)
GPIO21	5V	I_VSB3V	Native	SIO_ATXPG
GPIO22	5V	I_VSB3V	Native	EXT_PWRBTN#
GPIO23	5V	I_VSB3V	Native	PM_PWRBTN#
GPIO24	5V	I_VSB3V	Native	PM_SLP_S#
GPIO25	5V	I_VSB3V	Native	PSON#
GPIO26	5V	VBAT	Native	PWOK
GPIO27	5V	VBAT	Native	SIO_RSMRST#
GPIO30	5V	3VCC	Native	
GPIO31	5V	3VCC	Native	
GPIO32	5V	3VCC	Native	
GPIO33	5V	3VCC	Native	
GPIO34	5V	3VCC	Native	
GPIO35	5V	3VCC	Native	
GPIO36	5V	3VCC	Native	
GPIO37	5V	3VCC	Native	
GPIO40	5V	3VCC	Native	
GPIO41	5V	3VCC	Native	
GPIO42	5V	3VCC	Native	
GPIO43	5V	3VCC	Native	
GPIO44	5V	3VCC	Native	
GPIO45	5V	3VCC	Native	AUDIO_MUTE#
GPIO46	5V	3VCC	Native	LAN4_DISABLE#
GPIO47	5V	3VCC	Native	LAN3_DISABLE#
GPIO50	5V	3VCC	Native	COM1_SLEW
GPIO51	5V	3VCC	Native	SEL_COM1_MD0
GPIO52	5V	3VCC	Native	SEL_COM1_MD1
GPIO53	5V	3VCC	Native	COM1_SD
GPIO54	5V	3VCC	Native	COM2_SLEW
GPIO55	5V	3VCC	Native	SEL_COM2_MD0
GPIO56	5V	3VCC	Native	SEL_COM2_MD1
GPIO57	5V	3VCC	Native	COM2_SD
GPIO60	5V	3VCC	Native	
GPIO61	5V	3VCC	Native	
GPIO62	5V	3VCC	Native	
GPIO63	5V	3VCC	Native	
GPIO64	5V	3VCC	Native	CH7517_RST#
GPIO65	5V	I_VSB3V	Native	SIO_PME#
GPIO66	5V	VBAT	Native	DPWROK_R
GPIO67	5V	I_VSB3V	Native	PM_SLP_S4#
GPIO70	5V	3VCC	Native	PE(REV)
GPIO71	5V	3VCC	Native	BUSY(REV)
GPIO72	5V	3VCC	Native	ACK#(REV)
GPIO73	5V	3VCC	Native	SLIN#(REV)
GPIO74	5V	3VCC	Native	PINIT#(REV)
GPIO75	5V	3VCC	Native	ERR#(REV)
GPIO76	5V	3VCC	Native	AFD#(REV)
GPIO77	5V	3VCC	Native	STB#(REV)
GPIO80	5V	3VCC	Native	DIO0
GPIO81	5V	3VCC	Native	DIO1
GPIO82	5V	3VCC	Native	DIO2
GPIO83	5V	3VCC	Native	DIO3
GPIO84	5V	3VCC	Native	DIO4
GPIO85	5V	3VCC	Native	DIO5
GPIO86	5V	3VCC	Native	DIO6
GPIO87	5V	3VCC	Native	DIO7

Note:  
REV means reserved

SMBus/I2C Addresses :

Device	Address
SODIMMA	A0h
SODIMMB	A2h
CMOS Backup EEPROM	A6h
PTN3366 Slave	C0h
GPIO IC (SIO 81966)	6Eh

PCB Footprints



PCB STACK :

Impedence 50ohm +/-10%.


- Layer 1 : TOP
- Layer 2 : GND
- Layer 3 : Signal
- Layer 4 : GND
- Layer 5 : Signal
- Layer 6 : Signal
- XXXXXXXXXX

Layer 7 : VCC
- Layer 8 : Signal
- Layer 9 : GND
- Layer 10 : BOT



Title SYSTEM SETTINGS		
Size Custom	Document Number EPIC-CFS7	Rev: A0.2
Date: Thursday, June 13, 2019		Sheet: 2 of 48


POWER CONNECTOR  
VIN\_EXT=12V / 18.4A




<Variant Name>





Title <b>POWER DELIVERY</b>		
Size C	Document Number <b>EPIC-CFS7</b>	Rev. <b>A0.2</b>
Date: <b>Thursday, June 13, 2019</b>		Sheet: <b>3</b> of <b>48</b>




<Variant Name>


			<b>POWER SEQUENCE</b>	
Size	Custom	Document Number	EPIC-CFS7	Rev: A0.2
Date: Thursday, June 13, 2019			Sheet: 4 of 48	

SKYLAKE-H BGA PROCESSOR (DMI/PEG)



<Variant Name>

	Title <b>PROCESSOR 1-DMI/PEG</b>		
	Size <b>A</b>	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <i>Thursday, June 13, 2019</i>			Sheet: <b>5</b> of <b>48</b>




HDMI1

HDMI2

DDI Interface  
Differential Pair: 85ohm




CPU1D



<Variant Name>




Title		
PROCESSOR 3-DDI/EDP		
Size B	Document Number EPIC-CFS7	Rev: A0.2
Date: Thursday, June 13, 2019		Sheet: 7 of 48







Title		
<b>PROCESSOR 4-CLK/CFG/RSVD</b>		
Size A	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>8</b> of <b>48</b>






60mA  
+VCCST\_PLL  
C368  
1uF  
6.3V  
C0201  
close to V5



<Variant Name>





Title <b>PROCESSOR 5-PWR1</b>		
Size <b>A</b>	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <b>Thursday, June 13, 2019</b>		Sheet: <b>9</b> of <b>48</b>



PE115127-4041-01H




45A



<Variant Name>



Title <b>PROCESSOR 6-PWR2</b>		
Size B	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <b>Thursday, June 13, 2019</b>		Sheet: <b>10 of 48</b>




<Variant Name>





Title		
PROCESSOR 7-VSS		
Size	Document Number	Rev:
A	EPIC-CFS7	A0.2
Date: Thursday, June 13, 2019		Sheet: 11 of 48

SODIMM#0





DDR4-SODIMM(1/2)

SODIMM#0 DECOUPLING




DDR4-SODIMM(2/2)



Title <b>DDR4_SODIMMA</b>		
Size Custom	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <b>Thursday, June 13, 2019</b>		Sheet: <b>12 of 48</b>

for cost down: SO-DIMMB -> 124B-150A10\_B\_4



### SPI\_IO2

This signal has an internal pull-up.



### SPI\_IO3


This signal has an internal pull-up.



### GSPI1 MOSI / GPP\_B22

This signal has an internal pull-up.

BOOT BIOS\_STRAP  
H:LPC  
L:SPI



### GSPI0 MOSI / GPP\_B18

This signal has an internal pull-up.


0 = Disable No Reboot mode. (Default)  
1 = Enable No Reboot mode  
(PCH will disable the TCO  
Timer system reboot feature).  
This function is useful  
when running ITP/XDP.





If the GPIO functionality is also not used,  
the signals can be left as no-connect.

If the GPIO functionality is also not used,  
the signals can be left as no-connect.


I2C interfaces are not used, the signals can be used as  
GPIOs instead. If the GPIO functionality is also not used,  
the signals can be left as no-connect.









Sheet: 15 of 48





	HPD	DDC	DDI(CPU)
Port1	DDPB_HPD	DDCB	DDI1
Port2	DDPC_HPD	DDCC	DDI2
Port3	DDPD_HPD	DDCD	DDI3

HDMI1  
HDMI2




USB3.0 Interface  
Differential Pair: 85ohm

LPC  
Single End: 50ohm

Real IO

Real IO

Internal 3.0





DDPB\_CTRLDATA / GPP\_I6  
This signal has a weak internal pull-down.  
0 = Port B is not detected. (Default)  
1 = Port B is detected.


DDPC\_CTRLDATA / GPP\_I8  
This signal has a weak internal pull-down.  
0 = Port C is not detected. (Default)  
1 = Port C is detected.

DDPD\_CTRLDATA / GPP\_I10  
This signal has a weak internal pull-down.  
0 = Port D is not detected. (Default)  
1 = Port D is detected.

LPC clocks are single loaded clocks only(24Mhz)



<Variant Name>


		Title	
		PCH 4-DDI/USB3/LPC/eSPI	
Size	Document Number	Rev:	
A	EPIC-KBS9		
Date: Thursday, June 13, 2019		Sheet: 17 of 48	

# CNL PCH H Flexible I/O


Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29		
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	USB3.1 Gen1 #7	PCIe #1	USB3.1 Gen1 #8	USB3.1 Gen1 #9	USB3.1 Gen1 #10	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	SATA 1a	SATA 0a	SATA 1b	SATA 2	SATA 3	SATA 4	SATA 5	PCIe #18	PCIe #19	PCIe #20	PCIe #21	PCIe #22	PCIe #23	PCIe #24
Intel® RST Support	No Support						No Support						Yes						No Support						Yes			Yes				

If an AMT capable Intel WLAN device is not implemented, then this signal can be left as NO CONNECT (NC).

PCIe Interface  
Differential Pair: 85ohm



Default SATAxPCIE is set by a soft strap.




<Variant Name>






Title <b>PCH 5-PCIE/SATA/FAN</b>		
Size <b>A</b>	Document Number <b>EPIC-KBS9</b>	Rev: <b>A0.2</b>
Date: <b>Thursday, June 13, 2019</b>		Sheet: <b>18 of 48</b>

[14] SMI 2A1 ERT# 



## SMBus



SMB\_ALERT# R322 2.2K

[illegible]

HDA\_SPKR R662 X/2.2K +VSP3S


CMOS Control Selection(RTC_RST#)		
1-2	Save CMOS	Default
2-3	Clear CMOS	



**AEON®**  
An ASUS® Company

**PCH 6-HDA/SMB/MISC/I2S/RTC**

Rev:  
A02

Sheet: 19 of 48





<Variant Name>




Title <b>PCH 8-VSS</b>		
Size <b>A</b>	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>21</b> of <b>48</b>


# HDMI

HDMI1\_HPD\_3P3 R711 0 DPB\_HPD [17]



+V5S  
C257 0.1uF 16V  
D6 B130LAW-7-F TS-SOD123  
FS2 1206L110THYR 8V:1.1A FUSE-3P5X1P8S-1206  
+V5S\_HDMI1\_CON  
C252 0.1uF 16V  
Remove for cost down  
1.Fuse 1.1A/R1206 (1752001603)  
2.NDS351AN (1315035110)



20181126:Swap net









20181126:Swap net




HDMI Interface  
Differential Pair: 85ohm  
Others  
Single End: 50ohm

DDI Interface  
Differential Pair: 85ohm













<Variant Name>


 <i>An ASUS Company</i>	Title <b>HDMI1</b>		
	Size Custom	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
	Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>22 of 48</b>

# HDMI

HDMI2\_HPD\_3P3 R720 0 DPC\_HPD [17]




<Variant Name>

 An ASUS Company	Title		
	HDMI2		
	Size	Document Number	Rev:
	Custom	EPIC-CFS7	A0.2
	Date: Thursday, June 13, 2019		Sheet: 23 of 48







	Title		
	LAN2_INTEL i211		
	Size	Document Number	Rev:
	Custom	EPIC-CF57	A0.2
Date: Thursday, June 13, 2019			Sheet: 25 of 48


# POE Controller

+52V


0V


0V

-52V




<Variant Name>



 <p>An ASLS Company</p>		Title POE_Controller	
		Size Custom	Document Number EPIC-CF57
Date: Thursday, June 13, 2019		Rev: A0.2	
Sheet: 26 of 48			



<Variant Name>


	Title		
	POE_Power		
	Size	Document Number	Rev:
	Custom	EPIC-CFS7	A0.2
	Date: Thursday, June 13, 2019		Sheet: 27 of 48

# mSATA or Mini-Card





H9  
(TF)Boss M2.0\*4.3+1.15mm.Sn.SMD  
MH197D138-1

1654926900  
(TF)MINIPCI express.clip.52P.H=6.8mm.SMD.Right.PORT.FOXCONN.AS0B226-S68K-7H  
SKT-MINICARD-52P-RS-0P8M-4  
Boss Hole: MH197D138



# SATA 3.0

**STAT3.0 Interface**  
**Differential Pair: 85ohm**




<Variant Name>





Title <b>SATA</b>		
Size A	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>29</b> of <b>48</b>






**USB3.0 x 2**



**USB2.0 x 2**








**USB3.0 x 2**



RJ45



LED  
Single End: 50ohm

MDI Interface  
Differential Pair: 100ohm



20181126:Swap net

**+V12S: 2.1A (Max)**  
**+V3.3A: 0.375A(Max)**  
**+V3.3S: 3.0A (Max)**



<Variant Name>





Title <b>PCIE SLOT</b>		
Size <b>A</b>	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>32</b> of <b>48</b>




Remove HD AUDIO ALC269

<Variant Name>


	Title HD AUDIO ALC269		
	Size A	Document Number EPIC-CFS7	Rev: A0.2
	Date: Thursday, June 13, 2019		Sheet: 33 of 48



JP1, PIN 4	OVP_Mode
HIGH	(ALARM mode) Disable OVP function
LOW	(FORCE mode) Enable OVP function




# COM1





Maximum Slew rate control		
SLEW	RS-232	RS-485/RS-422
0	1Mbps	10Mbps
1	250Kbps	250Kbps

Pin Mapping		
	RS-232	RS-485
R1_IN	DSR	
T1_OUT	RTS	
T2_OUT	TX	RS422_RX+ (A)
T3_OUT	DTR	RS422_RX- (B)
R2_IN	CTS	
R3_IN	RI	
R4_IN	RX	RS485_D+ (A)
R5_IN	DCD	RS485_D- (B)

Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE



# COM2





P/N : 165440910N

<Variant Name>






Title <b>COM1~COM2</b>		
Size Custom	Document Number <b>EPIC-CFS7</b>	Rev. <b>A0.2</b>
Date: Thursday, June 13, 2019		Sheet: 35 of 48



## SPI BIOS



## A0.2 Add





## LPC Connector



**<Variant Name>**




Title <b>SPI BIOS,LPC</b>		
Size B	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>36</b> of <b>48</b>

[illegible][illegible]


## Power Input

+V12A


1161627100 (TF)PS-CON.270uF.16V.20%.8\*11.5mm.DIP.Pinlength=3.5mm.NIPPON CHEMI-CON.PSC16VB270MH11  
1182610190 (TF)OS-CON.100uF.25V.20%.8\*11.5mm.DIP.ESR=0.025.Matsuki.MP25RS100MD11  
1183610191 (TF)OS-CON.100uF.35V.20%.8\*8mm.DIP.25mohm.3000mA.FPCAP.FP-035RE101M-L-BCG




Co-layout with CN2




## Front Panel




## Wake On Modem




## Reset Circuit




## Discharge Circuit




Mounting Holes  
Need to be updated




## LED




## Speaker




**+V3P3A**



**F=800kHz**  
**Vout=0.6(1+R1/R2)**








STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S4/S5	LO	LO	OFF	OFF	OFF









133A



1.32V<EN<4.5V


[30,41,46] ALL\_SYS\_PWRGD

The AGND should be separate to PGND  
in all the conditions unless they are  
finally connected together to VCC Cap

$$V_{out} = 0.6 \times (1 + R1 / R2) = 1.05V$$

11.1A

F=700KHz




<Variant Name>




Title <b>POWER_VCCSA</b>		
Size B	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: Thursday, June 13, 2019		Sheet: 44 of 48


**+V1P05A**




## +VCCIO





## RSMRST#\_PWRGD




## VCCIO ENABLE







## ALL\_SYS\_PWRGD



<Variant Name>

			Title	
			Boot Sequence	
Size	Document Number	Rev:		
Custom	EPIC-CFS7	A0.2		
Date: Thursday, June 13, 2019			Sheet: 46 of 48	



		Title <b>SYSTEM POWER</b>	
Size <b>B</b>	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>	
Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>47</b> of <b>48</b>	

# EPIC-CFS7 A0.1

## Revision History

<Variant Name>



Title <b>HISTORY</b>		
Size <b>A</b>	Document Number <b>EPIC-CFS7</b>	Rev: <b>A0.2</b>
Date: <i>Thursday, June 13, 2019</i>		Sheet: <b>48</b> of <b>48</b>