



Project Name: EPIC-TGH7

Project Number: Version: A0.1_0_0





| Page | Index |
|----------|---|
| 1 2 | Cover Sheet |
| 3 | System Setting Power Delivery |
| 4 | Power Sequence |
| 5 | CLK Tree |
| 6 | PROCESSOR DMI/PEG |
| 7 | PROCESSOR_DDR4 |
| 8 | PROCESSOR_DDI1/eDP |
| 9 | PROCESSOR_DDI2 |
| 10 | PROCESSOR_CLK/CFG/RSVD |
| 11 | PROCESSOR_PWR1 |
| 12 | PROCESSOR_PWR2 |
| 13 | PROCESSOR_VSS |
| 14 | PCH_CLK |
| 16 | PCH_DMU/MISC PCH_USB3/USB2/SPI |
| 17 | PCH PCIE/SATA/RTC |
| 18 | PCH_ISH/DMIC/HDA/SMLINK/I2S |
| 19 | PCH_UART/GPIO/eSPI/JTAG/SME |
| 20 | OTHER STRAP |
| 21 | PCH_PWR |
| 22 | PCH_VSS |
| 23 | DDR4-SODIMM_A |
| 24 | DDR4-SODIMM_B |
| 25 | LAN1_INTEL i219LM |
| 26 | LAN2_INTEL i225LM |
| 27 28 | DP to VGA |
| 29 | eDP to LVDS |
| 30 | Display port |
| 31 | M.2 M-KEY |
| 32 | M.2 B-KEY |
| 33 | Mini card & msata |
| 34 | ТРМ |
| 35 | FAN/BIOS/LPC |
| 36 | USB3.2 X 2 |
| 37 | USB2.0 X 4/SATA X 2 |
| 38 | M.2 M key2 |
| 39 | Audio/Amp |
| 40 | PCIE X8 |
| 41 | SIO-F81966 |
| 42 | COM X6 |
| 44 | FAN/HW monitor/eSPI/LPC Touch |
| 45 | DSW_PWROK/RSMRST# Control |
| 46 | PWR_+V5A / +V3P3A |
| 47 | PWR_+V12S/ +V5S/ +V3P3S |
| 48 | PWR SEQ CTRL |
| 49 | PWR_+VCCST_CPU/+VCCSTG_CPU |
| 50 | PWR_+V12A |
| 51 | PWR_IMVP9 Controller |
| 52 | PWR_+VCCIN |
| 53 | PWR_+VCCIN-1 |
| 54 | PWR_+VCCIN_AUX |
| 55 56 | PWR_+VCCIN_AUX_PCH PWR_+VDDQ / +VTT / +V3P3SB |
| 56 57 | POWER STANDBY |
| 58 | PWR_+VDDQ_VPP / +V1P8A |
| 59 | PWR_+V1P2S_HDMI |
| 60 | POWER INPUT,MISC |
| 61 | P_OTHER BOM |
| 62 | Revision History |
| | |
| | |
| | |






PROCESSOR_DDR4





| | AAEON Technology INC. | | | | | | |
|-------------------|-----------------------|-----------------------|-------|---|-----|----------|--|
| MEON | PROCESSOR DDR4 | | | | | | |
| | Size | Document Number | | | Rev | | |
| An /ISUS' Company | | EPIC-TGH7 | TGH7 | | | A0.1_0_0 | |
| | Date: | Monday, June 07, 2021 | Sheet | 7 | of | 62 | |



PROCESSOR DDI2


TCP Port Signal Mapping For DisplayPort*

| | Signal Mapping | | | |
|----------------|----------------|-----------|--|--|
| Description | DDI | DP++ | | |
| | TCP_TX0 | DP Lane_0 | | |
| Main Link (Tx) | TCP_TX1 | DP Lane_2 | | |
| iain Link (1x) | TCP_TXRX0 | DP Lane_1 | | |
| | TCP_TXRX1 | DP Lane_3 | | |

DDI Ports Availability

| SKU | H Processor Line | | | |
|--------|------------------|--|--|--|
| DDI A | eDP* | | | |
| DDI B | eDP*/DP*/HDMI* | | | |
| TCP0 | DP*/HDMI* | | | |
| TCP1 | DP*/HDMI* | | | |
| TCP2 | DP*/HDMI* | | | |
| TCP3 | DP*/HDMI* | | | |
| DPIP 0 | DP* | | | |
| DPIP 1 | DP* | | | |
| DPIP 2 | DP* | | | |
| DPIP 3 | DP* | | | |


| CPU_EAR | Stall CPU reset sequence until de-asserted: |
|---------|---|
| 1 (*) | Normal Operation; No stall. |
| 0 | Stall |
| | _CPU |





An /ISUS Company


< Variant Name:


AAEON Technology INC. PROCESSOR_DDI2 A0.1_0_0 **EPIC-TGH7** Date: Monday, June 07, 2021 Sheet 9 of 62






















PCH 7_OTHER STRAP

























| al | CPDZC5V0SPC-CRHF | U180 | 1 | 1 | 2 | DP1_TX0_DN_C |
|----|------------------|------|---|------|---|--------------|
| 1 | CPDZC5V0SPC-CRHF | U182 | 1 | ♦ | 2 | DP1_TX0_DP_C |
| ï | CPDZC5V0SPC-CRHF | U181 | 1 | | 2 | DP1_TX1_DP_C |
| ï | CPDZC5V0SPC-CRHF | U183 | 1 | ·◆ | 2 | DP1_TX1_DN_C |
| 'n | | | | | | |
| al | CPDZC5V0SPC-CRHF | U184 | 1 | - 6 | 2 | DP1_TX2_DP_C |
| ï | CPDZC5V0SPC-CRHF | U185 | 1 | <>> | 2 | DP1_TX2_DN_C |
| ï | CPDZC5V0SPC-CRHF | U186 | 1 | - <> | 2 | DP1_TX3_DN_C |
| 1 | CPDZC5V0SPC-CRHF | U187 | 1 | | 2 | DP1_TX3_DP_C |
| Ч | | | | | | |
| al | CPDZC5V0SPC-CRHF | U190 | 1 | 1 | 2 | DP1_AUX_DP |
| 1 | CPDZC5V0SPC-CRHF | U188 | 1 | - < | 2 | DP1_AUX_DN |
| 1 | CPDZC5V0SPC-CRHF | U189 | 1 | - <> | 2 | DDI1_HPD |
| ч | | | | 7 | | |


Display Port 1











M.2 Key B(3052 need colay 3042) M.2 KEY-B +3.3V 74 +3.3V 74 +3.3V 70 A +3.3V 70 SSCLK SIM-DETECT 64 CONFIG1 B R857 X/10K/R0402 | Hans | COEX1 COEX2 COEX3 NC 58 NC 56 PEWAKE# CLKREQ# GPIO_3 GPIO_2 GPIO_1 GPIO_0 DEVSLP UIM-DATA UIM-CLK UIM-RST PCIE_UNREW [19,000,000,000] PCIE_CLKREO#5 [19] BUF_PLT_RST# [19,25,26,27,28,29,33,34,38,40,41,43] SATA DEVSLP0 [18] GPIO_8 GPIO_10 GPIO_7 GPIO_6 GPIO_5 CONFIG0_B +V3P3A [17] PCIE 8 RXP [17] PCIE 8 RXN R951 0/R0402 X/0/R0402 M2_PWR Defualt: SATA,PCIE port1 +V3P3A PAD2 H1 H2 C668 0.1uF 16V/C0402 C665 10uF 10V/C0603 75P.90D.FEMALE.AS0BC21-S85BB-7H. CONFIG 0 1 2 3 Type +V3P3A Port Config SSD - SATA N/A [41] CONFIG2_B CONFIG3_B N/A SSD - PCIE WWAN - PCIe NGFF.8.5mm MH256D150_NSB 0 1 1 0 WWAN - PCle 0 0 0 1 WWAN - USB 3.0 M2/BOSS)1 M2(SCREW)1 0 1 0 1 WWAN - USB 3.0 (TF)BOSS.M3*6.5+1.5mm.Sn WWAN - USB 3.0 (TF)Screw.M3.0*0.5*4.00mm.IMS.Black.Nvlok UIM_DAT_M2B C7 VO RST C2 UIM_RST_M2B C5 GND TREE VCC C1 UIM_PWR_M2B SMHNSO101T 2 % % 2 AAEON Technology INC. **M.2 B-KEY EPIC-TGH7** A0.1_0_0
























.

miniCard/mSATA(Full) NGFF.8.5mm MH256D150 NSB M1(BOSS)3 M1(SCREW)3 A0.3 C265 10pF M.2 KEY-M (TF)BOSS,M3*6,5+1,5mm,Sn MAX Support 14.25W (TF)Screw.M3.0*0.5*4.00mm.IMS.Black.Nylok 75 GND_75 GND_73 GND_73 GND_71 PEDET_OC-PCIE/GND-SATA N/C_67 R933 X/10K 1% R0402 0.1uF_16V/C0402 0.1uF_16V/C0402 10uF_6.3V/C0603 KEY-M 57 GND_57
55 GND_57
55 GND_57
55 GND_57
56 GND_57
56 GND_57
56 GND_57
57
57 GND_57
57 [14] PCIE_4_CLK_DP [14] PCIE_4_CLK_DN [PEG_WAKE# [18,40]
PCIE_WAKE# [16,32,33,40,42]
PCIE_CLKREG#4 [19]
BUF_PLT_RST# [19,25,26,27,28,29,32,33,34,40,41,43] R0201 X/0 [6] PCIE4_0_TXP [6] PCIE4_0_TXN [6] PCIE4_0_RXP [6] PCIE4 0 RXN GF_SMDAT H552 X/10K/R0402 R0201 X/0 . R0201 N/C_40 DEVSLP N/C_36 N/C_34 N/C_32 N/C_30 N/C_28 N/C_26 N/C_24 N/C_24 N/C_22 [6] PCIE4_1_TXP [6] PCIE4_1_TXN SATA_DEVSLP1 [18] +V3P3A [6] PCIE4_2_TXP [6] PCIE4_2_TXN +V3P3A GND_21 PERP2 10uF_10V/C0603 C250 [6] PCIE4_2_RXP [6] PCIE4_2_RXN 17 PERP2 15 PERN2 GND_15 PETP3 0.1uF_16V/C0402 0.1uF_16V/C0402 +3.3V_18 +3.3V_16 +3.3V_14 [6] PCIE4_3_TXP [6] PCIE4_3_TXN X/10K/R0402 9 PETN3 7 GND_9 5 PERP3 PERN3 5A X/0/R0402 PCH_SATA_LED_N [18,32,60] [6] PCIE4_3_RXP [6] PCIE4_3_RXN GND_3 +3.3V 2 C285 10uF_10V/C0603 0.1uF 16V/C0402 0.1uF 16V/C0402 D17 AZ5123-01H.R7G 75P 2E0BC21-S85BM-7 ** +V3P3A R565 X/10K/R0402 CARD_PWR_OFF_N R566 O/R0201 CARD_PWR_ON/OFF [41] +V1P8A Q50A SMB_DATA_S2 [19,23,24,27,33,34,43] CARD have pull high 1.8S GF SMCLK SMB_CLK_S2 [19,23,24,27,33,34,43] CARD have pull high 1.8S Q50B <Variant Name> AAEON Technology INC. M.2 M <u>key2</u> A0.1_0_0 **EPIC-TGH7** Date: Monday, June 07, 2021









Voltage Monitor(Vcore, Vmem)

