






144000EHL0  
(TF)INTEL CPU.Elkhart Lake .SERIES.BGA.1493P.SMD

GP_E10/D0C_SCL/ PSE_PWM13/ PSE_TGPI024	GP_F18/ E19 pins VCC configuration	Rising edge of PMC_R5HRST _n	<p>This strap has a 20 kohm ± 30% internal pull-down.</p> <p>0 = GP_F18/E19 DDC pins at 1.8V 1 = GP_F18/E19 DDC pins at 3.3V</p> <p><b>Notes:</b></p> <ol style="list-style-type: none"> <li>1. An external pull-up resistor is required if the MUXED DDC signals are to be connected directly to the HMI0 or DDP+ connector.</li> <li>2. The internal pull-down is disabled after PMC_R5HRST_N de-asserts.</li> <li>3. This signal is in the primary well.</li> <li>4. This strap will become R5VD in future (targeted EBC beta release). DDC pin voltage is configurable via F11 tool soft strap.</li> </ol>
--	---	------------------------------------	--

ROWA/B




```
DDIO_AUX_SEL:
H: DDC (HDMI/DVI)
L: AUX (DP/eDP)
```




<Variant Name>



<Variant Name>

		<b>AEEON Technology INC.</b>	
<b>Title</b>		<b>SoC DDI</b>	
<b>Size</b>	<b>Document Number</b>	<b>Rev</b>	
<b>Custom</b>	<b>NANOCOM-EHL</b>	<b>A1.1_0_0</b>	
<b>Date</b>	<b>Tuesday, June 14, 2022</b>	<b>Sheet</b>	<b>6 of 35</b>



## SoC JTAG/eSPI/SPI




For GP\_E06:  
The pull-up rail will be V1P8A or V3P3A,  
depending on what I/O voltage the GPIO is configured to.



BID Memory Size select		
BID1	BID2	Memory Size
0(R215)	0(R250)	4G
0(R215)	1(R173)	8G
1(R170)	0(R250)	16G
1	1	TBD






## Power-On Strapping


Symbol	Value	Description
JP4	Enter key	1 2E/2F (87 01 55 55)
Pin-4		0 4E/4F (87 01 55 AA) *
JP5	CHIP_SEL	1 Chip selection
Pin-6		0 Chip selection*

<Variant Name>

<b>AAEON Technology INC.</b>	
<b>Title</b>	
<b>eSPI to LPC_IT8882</b>	
<b>Size</b>	<b>Document Number</b>
Custom	NANOCOM-EHL
<b>Date:</b>	<b>Rev</b>
Tuesday, June 14, 2022	A1.1_0_0
<b>Sheet</b>	<b>of</b>
20	35



# LVDS



I2C Slave Address	
DEV_CFG	Float : I2C Address = 0xC0h
	Low : I2C Address = 0x40h

Enable PWMI pass through mode (when this bit is set to 1, then the DEV\_CFG pin (pin 12) will be used as PWMI pin and PTN3460I I2C slave address will be 0x40).  
 0 - PWMI is disabled, PWMO is internally generated  
 1 - PWMI is enabled and used as PWMO source