
## PCM-CFS Rev.A0.2

## **Sub Compact Board**




Page	Index			
1	Cover Sheet			
2	System Settings			
3	Power Delivery			
4	Power Sequence			
5	CPU - DMI,DP,PEG,FDI,CLK,MISC			
6	CPU - DDR3 Channel			
7	CPU - CFG,RESERVED			
8	CPU - Power			
9	CPU - Graphic Power			
10	CPU - GND			
11	DDR3 SODIMM Slot A			
12	DDR3 SODIMM Slot B			
13	DDR3 VREF Circuitry			
14	PCH - RTC,HDA,SPI,LPC,SATA			
15	PCH - PCI-E,SMBUS,CLK			
16	PCH - DMI,FDI,GPIO,PM			
17	PCH - LVDS,DDI			
18	PCH - PCI,USB,NVRAM			
19	PCH - GPIO,VSS_NCTF,RSVD			
20	PCH - Power			
21	PCH - GND			
22	PCIE X16 Graphics			
23	CRT,DVI Display			
24	LVDS 1ST			
25	LVDS 2ND			
26	PCI - IT8892E			
27	Super I/O - FINTEK 81866D			
28	UART I/O,GPIO			
29	SPI BIOS,TPM,CMOS BACKUP			
30	KB,MS,LPT,H/W Monitor			
31	COM1,COM3,COM4,COM5			
32	COM7~COM10			
33	RS232/485/422 - COM2,COM6			
34	LAN1 - Intel 82579 PHY GBE			
35	LAN2 - Reatek 8111E PCIE GBE			
36	SATA,CFAST			
37	USB3.0 PORT			
38	USB2.0 PORT			
39	TOUCH PANEL			
40	HD Audio - ALC892 & Amp.			

Page	Index		
41	MINI CARD 1ST, mSATA		
42	MINI CARD 2ND		
43	Power VR: +V1.5		
44	Power VR : VCCIO, +V1.05M		
45	Power VR : VSSA		
46	Power VR : +V1.8S, +V1.5S		
47	Power VR : IMVP7 +VCC_CORE		
48	Power VR : IMVP7 +VCC_GFXCORE		
49	POWER VR_+V3.3S, +V3.3A		
50	Standby Power		
51	System Power		
52	Power Sequence Logic		
53	Power Input,Misc		
54	Revision History		

Project Number : E120808

Production Line: Sub.ECM.AACM



### PCH GPIO Pins:

Group	Name	Power Well	Default	GPIO Function
	GPP_A0			KBRST
	GPP_A1			LPC_AD0
	GPP_A2			LPC_AD1
	GPP A3	_		LPC AD2
	GPP_A4	_		LPC_AD3
	GPP_A5			LPC_FRAME#
	GPP_A6	_		INT_SERIRQ
	GPP_A7			PIRQA#
	GPP_A8			PM_CLKRUN#
Group A	GPP_A9			PCH_CLK_LPC0
	GPP_A10			PCI_CLK_EC
	GPP_A11			EC_LPC_PME#
	GPP_A12			0110 0110 1011
	GPP_A13			SUS_PWR_ACK
	GPP_A14	_		PM_SUS_STAT#
	GPP_A15	_	-	SUSACK#
	GPP_A16	_		
	GPP_A17~A23	_		
	GPP_B0 GPP_B1	_		
	GPP_B1	_		GP VRALERTB
	GPP_B2 GPP_B3	_		GP_VHALERIB
		_		
	GPP_B4 GPP_B5	_		OLIV DOLE LANG DEO.
O D	GPP B5~10	Primary Core		CLK PCIE_LAN1_REQ#
Group B	GPP_B0~10	- Philliary Core		MOUNT FOR DIVID OATED
	GPP_B11	3.3V		MPHY EXT PWR GATEB
	GPP B13	- 0.01		PLT RST#
	GPP B14	_		HDA SPKR
	GPP B15~22	_		HDA_SPKR
	GPP_B15~22	_	-	SML1 ALERT#
	GPP_B23	-	<b>——</b>	SMB CLK
	GPP_C1	-	<b>—</b>	SMB_CLK SMB_DATA
	GPP C2	$\dashv$	<b>—</b>	SMB_DATA SMB_ALERT#
	GPP C3	_	-	SML0 CLK
Group C	GPP C4	<del></del>	-	SML0 DATA
Group C	GPP C5	_		SML0_DATA
	GPP C6	_		OWEO_ACCITIT
	GPP_C6	<b>⊣</b>		+
	GPP C7 GPP C8~23	→		+
	GI I _00*23	_		+

Group	Name	Power Well	Default	GPIO Function
	GPP_D0~8			
	GPP_D9			SLEEP#
	GPP_D10	Deep Sleep Power		LID#
Group D	GPP_D11	3.3V		PCIE_CPPE0#
	GPP_D12	3.3V		PCIE_CPPE1#
	GPP_D13			W_DISABLE1#
	GPP_D14			CONFIG2_B
	GPP_D15~D23			
	GPP_E0~3			
	GPP_E4			SCI#
	GPP_E5			SMI#
	GPP_E6~7			
Group E	GPP_E8			SATA_LED#
	GPP_E9			USB_OC#_0_1
	GPP_E10			USB_OC#_2_3
	GPP_E11			USB_OC#_4_5
	GPP_E12			USB_OC#_6_7
	GPP_F0~14			
	GPP_F15			
	GPP_F16			
	GPP_F17			
Group F	GPP_F18			
	GPP_F19			EDP_VDD_EN
	GPP_F20			EDP_BKLT_EN
	GPP_F21			EDP_BKLT_CTRL
	GPP_F22~23	Primary Core		
Group G	GPP_G0~23			
Group H	GPP_H0~23	3.3V		CLK_PCIE6_X16.REQ#
	GPP I0			DPB HPD
	GPP_I1			DPC_HPD
	GPP_I2			DPD_HPD
	GPP_I3			
	GPP I4			EDP HPD
	GPP I5			DPB CTRLCLK
Group I	GPP_I6			DPB_CTRLDATA
	GPP_I7			DPC_CTRLCLK
	GPP I8			DPC CTRLDATA
	GPP I9	<b>-</b>		DPD CTRLCLK
•	GPP I10			DPD CTRI DATA

PM\_LAN1PHY\_ENABLE DRAMRST CNTRL PCH

#### F81966D GPIO Pins:

Name	Tolerance	Power Well	Default	Function
GPIO00	5V	I VSB3V	Native	ERP_CTRL0#
GPIO01	5V	I_VSB3V	Native	ERP_CTRL1#
GPIO02	5V	I VSB3V	Native	PM SUS WARN#
GPIO03 GPIO04	5V 5V	I_VSB3V I_VSB3V	Native	PM_SUS_ACK# PM_SLP_SUS#
GPIO05	5V	I VSB3V	Native Native	TX5#
GPIO05 GPIO06	5V 5V	I VSB3V	Native	RX5#
GPIO07	5V	I VSB3V	Native	RTS5#
GPIO10	5V	I VSB3V	Native	AUDIO_MUTE#
GPIO11	5V	I_VSB3V	Native	EN USB
GPIO12	5V	I_VSB3V	Native	LAN2_DISABLE#
GPIO13 GPIO14	5V 5V	I_VSB3V I_VSB3V	Native	W_DISABLE0# ATX_AT_TRAP
GPIO14 GPIO15	5V 5V	I VSB3V	Native Native	WDT_RST#
GPIO16	5V	I VSB3V	Native	SML1_DATA
GPIO17	5V	I_VSB3V	Native	SIO PECI
GPIO20	5V	I_VSB3V	Native	SML1_CLK SIO_ATXPG
GPIO21	5V	I_VSB3V	Native	SIO_ATXPG
GPIO22 GPIO23	5V 5V	I_VSB3V I_VSB3V	Native	EXT_PWRBTN# PM_PWRBTN#
GPIO23 GPIO24	5V 5V	I_VSB3V	Native Native	PM_PWRBIN# PM SLP S3#
GPI025	5V	I VSB3V	Native	PSON#
GPI026	5V	VBAT	Native	PWOK
GPIO27	5V	VBAT	Native	SIO_RSMRST#
GPIO30	5V	3VCC	Native	DCD3#
GPIO31	5V	3VCC	Native	RI3#
GPIO32	5V 5V	3VCC 3VCC	Native	CTS3#
GPIO33 GPIO34	5V 5V	3VCC	Native Native	DTR3# RTS3#
GPI034	5V	3VCC	Native	DSR3#
GPIO36	5V	3VCC	Native	TX3#
GPIO37	5V	3VCC	Native	RX3#
GPIO40	5V	3VCC	Native	DCD4#
GPIO41 GPIO42	5V	3VCC 3VCC	Native	RI4# CTS4#
GPIO42 GPIO43	5V 5V	3VCC	Native Native	DTR4#
GPIO44	5V	3VCC	Native	RTS4#
GPIO45	5V	3VCC	Native	DSR4#
GPIO46	5V	3VCC	Native	TX4#
GPIO47	5V	3VCC	Native	RX4#
GPI050	5V	3VCC	Native	RTS6#
GPIO51 GPIO52	5V 5V	3VCC 3VCC	Native Native	RX6# TX6#
GPIO53	5V	3VCC	Native	DCD6#
GPI054	5V	3VCC	Native	RI6#
GPIO55	5V	3VCC	Native	CTS6#
GPIO56	5V	3VCC	Native	DTR6#
GPIO57	5V 5V	3VCC	Native	DSR6#
GPIO60 GPIO61	5V 5V	3VCC 3VCC	Native Native	DCD5# RI5#
GPIO62	5V	3VCC	Native	CTS5#
GPIO63	5V	3VCC	Native	DTR5#
GPIO64	5V	3VCC	Native	DSR5#
GPI065	5V	I_VSB3V	Native	LPC_PME#
GPIO66	5V	VBAT	Native	DPWROK
GPIO67 GPIO70	5V 5V	I_VSB3V 3VCC	Native Native	PM_SLP_S5# PE
GPI071	5V	3VCC	Native	BUSY
GPI072	5V	3VCC	Native	ACK#
GPIO73	5V	3VCC	Native	SLIN#
GPIO74	5V	3VCC	Native	PINIT#
GPIO75	5V	3VCC	Native	ERR#
GPIO76 GPIO77	5V 5V	3VCC 3VCC	Native Native	AFD# STB#
GPIO80	5V 5V	3VCC	Native	PD0
GPI081	5V	3VCC	Native	PD1
GPIO82	5V	3VCC	Native	PD2
GPIO83	5V	3VCC	Native	PD3
GPIO84	5V	3VCC	Native	PD4
GPIO85 GPIO86	5V 5V	3VCC 3VCC	Native Native	PD5 PD6
GPIO87	5V	3VCC	Native	PD7
2.1001		0.00	1141110	

#### F75111RG GPIO Pins:

Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VSB3V	Native	CH7517_RST#
GPIO11	5V	VSB3V	Native	LVDS_PD#
GPIO12	5V	VSB3V	Native	LVDS EN
GPIO13	5V	VSB3V	Native	
GPIO14	5V	VSB3V	Native	LVDS2_PD#
GPIO15	5V	VSB3V	Native	LVDS2 EN
GPIO16	5V	VSB3V	Native	LVDS RBIT0
GPIO17	5V	VSB3V	Native	LVDS RBIT1
GPIO20	5V	VSB3V	Native	SEL COM2 MD0
GPIO21	5V	VSB3V	Native	SEL COM2 MD1
GPIO22	5V	VSB3V	Native	COM2 SLEW
GPIO23	5V	VSB3V	Native	SEL COM6 MD0
GPIO24	5V	VSB3V	Native	SEL COM6 MD1
GPIO25	5V	VSB3V	Native	COM6_SLEW
GPIO26	5V	VSB3V	Native	81438_SD
GPIO27	5V	VSB3V	Native	ADM213 EN
GPIO30	5V	VSB3V	GPIO	BoardID BIT0
GPIO31	5V	VSB3V	GPIO	BoardID_BIT1
GPIO32	5V	VSB3V	GPIO	BoardID_BIT2
GPIO33	5V	VSB3V	GPIO	LVDS_RBIT2


#### SMBus/I2C Addresses:

Device	Address
SODIMMA	A0h
SODIMMB	A4h
Lewisville	C8h
LCD Backlight Contoller 1	
LCD Backlight Contoller 2	
CMOS Backup EEPROM	AEh
GPIO IC	6Fh

**PCB Footprints** 










☐ Layer 8 : Solder




System Setting Size Document Number Custom PCM-CFS Rev: A0.2 An /545 Company Date: Tuesday, September 03, 20 Sheet:








o#4





PROCESSOR 1-DMI/PEG


Size Document Number Custom PCM-CFS A0.2


An /SUS Company Date: Tuesday, September 03, 20 15 neet: 5 of 9





















#### . Decoupling Requirements for CFL H Proce


becoupling Requirements for CLE IT Froce			
Domain	Board Edge cap	Backside cap	
Vcc	5x 47uF 0805		
		12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
Vcc <sub>GT</sub>	3x 47uF 0805		
	7x 22uF 0603		
		10x 10uF 0402	
		12x 1uF 0201	
Vcc <sub>SA</sub>	2x 47uF 0805		
	2x 22uF 0603		
		7x 10uF 0402	
		1x 1uF 0201	



















Any differential clock pair not being used must be left as no connect and its associated clock buffer must be disabled by means of the Intel ME FW Any single ended clock signal not being used must be left as no connect and its

associated clock buffer must be disabled by means of the Intel ME FW.

Title PCH(2/8) Size Document Number Custom ASDM-L-CFS A0.2 An /SUS Company Date: Tuesday, September 03, 2015 neet: of15






An /5U5 Company

Date: Tuesday, September 03, 20 15heet:

of17



PCH(5/8)
Size Document Number

Custom PCM-CFS

Date: Tuesday, September 03, 20 15heet:


An /SUS Company


Rev:


A0.2


of18

54









U39J 14-C I I-COFFEELAKEPCHH-BGA874

₩3. 1035 RSVD6

N32 B32 RSVD3

AH15

PREQ# AL2 R363 AM5 R360 AM4 R355 AK3 R361

0/R0201 0/R0201 0/R0201 30/R0201

H PRDY#

H\_TRST# 8

PCH 2 CPU TRIGGER

CPU 2 PCH TRIGGER

RSVD7 V14

RSVD8

RSVD5

RSVD4

RSVD2

RSVD1


CPU\_TRST# AK3

TRIGGER\_OUT AK2

10 OF 13

o**21** 


54





An /SUS Company


Date: Tuesday, September 03, 20 15 neet:

o**22** 










Remove


Title PCIE to PCI - IT8892
Size [Document Number Outsom PCII-4M77

An 15U5 Company Date: Tuesday, September 03, 2011


Rev: A0.2



# M.2 Key B



# M.2 Key M




An /SUS Company


Title


M.2 M Key


Size | Document Number | Rev: A0.2


Date: Tuesday, September 03, 20 (Sheet: 080 54)





























USB2\_6\_DP\_CM USB2\_6\_DN\_CM

USB2\_7\_DP\_CM USB2\_7\_DN\_CM


AZ1045-04F

CH13 900nm(100MHz)

CH16 900hm(100MHz)


CH15 900hm(100MHz)


USB2\_7\_DN\_CM USB2\_7\_DP\_CM














Si1553CDL-T1-GE3

PD PS

NG PG

NS ND

PD PS

NG PG NS ND

Si1553CDL-T1-GE3

Si1553CDL-T1-GE3

+V3.3A\_TCH

+V3.3A\_TCH

+V3.3A\_TCH

+V3.3A\_TCH

R493 10K/R0201

BIASX-

R490 10K/R0201

Y+

GND\_TCH

GNDY+


GNDX-


R491 10K/R0201

GND\_TCH GND\_TCH

R494 10K/R0201

GND\_TCH GND\_TCH








4,5,8 Wire Selection			
1-2	4,8 wire	Default	
2-3	5 wire		







CN	Touch Screen Lines			
CN	8-Wire 4-Wire 5-\		5-Wire	
PIN9	Right Sense	N/A	N/A	
PIN8	Left Sense	N/A	N/A	
PIN7	Bottom Sense	N/A	N/A	
PIN6	TOP Sense	N/A	Sense(S)	
PIN5	Right Excite	Right	LR(X)	
PIN4	Left Excite	Left	LL(L)	
PIN3	Bottom Excite	Bottom	UR(H)	
PIN2	Top Excite	Тор	UL(Y)	
PIN1	GND	GND	GND	




®	Title	TOUCH PANEL		
	Size Cus	Document Number tom GENE-APL5	Rev: A0.2	
anv	Data	Turneday Contambas 00 00 00	- 40	_

An /SUS Company Date: Tuesday, September 03, 20 Sheet:








 Vout
 1.0
 1.55v
 1.5v
 1.2v
 1.24v
 1.35v
 1.5v
 1.8v
 2.5v

 R1
 11K
 16K
 13.3K
 15.4K
 15K
 13.7K
 27K
 25.5K
 64.9K

 R2
 40.2k
 51K
 30K
 30K
 27K
 19.6K
 30K
 20K
 30K





MEON®	Title
	Size Cı
An ASI S COMMONY	

HIC	+VDDQ/+VTT/+VPP_MEM
Size	Document Number


Size Document Number Custom PCM-CFS A0.2


An /SUS Company Date: Tuesday, September 03, 20 Sheet: 046








## $0 \sim 1.52V$ , ICCMAX = 45A
















An /SUS Company

Title
Power Standby switch
Size Document Number
Custom ASDM-L-CFS A0.2

Date: Tuesday, September 03, 2d Sheet: o51





## **HISTORY**

Item	Date	Revision	Description	Page	Design By	Approve By
1	2019/01/10	A0.1	First Release		Lena	Edwin
2	2019/09/03	A0.2	1. Add 47uF(11EA647010) parallel to C55 for Transient adjust by power team 2.Change R171 from 287kohm to 232kohm(105A523239) for OCP adjust. by power team 3.Vcore power 4 phase by power team 4.BIOS SKT Remove 5.SIO pin73 +V5A_ERP change to +V5A_SB_IN 6. FAN +VCC_FAN_SYS and +VCC_FAN_CPU change to 12V 7. m.2 colay SATA PCIE 8. +VCCPRIM_1P05 resistor remove 9.PCI function remove PCIE Connector move to left side 10.memory support ECC 11.two Dimm Too close.the CPU and two dimm modify location by ME 12. m.2 B key colay 3042	1-53	Hans	Edwin