


**Project Name: GENE-EHL5 Project Number: N/A** 

Version: A0.1\_0\_0

## System block diagram



· ugc	
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDI
6	SoC LPDDR4
7	JTAG/eSPI/SPI
8	SoC HDA/CAN/RGMII
9	SoC PCIe/SATA/USB
10	SoC PCIE_CLK/ RTC
11	SoC eMMC/CNVI
12	SoC System
13	SoC Power
14	PCH Power
15	SoC GND
16	SoC Strap
17	DDR4
18	Touch Panel
19	Audio
20	M.2(Key B)
21	DDI0 to LVDS/eDP
22	DDI1 to HDMI1
23	DDI2 to VGA/DP
24	LAN1
25	LAN2
26	e MMC
27	SATA/DIO/TPM
28	USB
29	M.2(Key-M) and (Key-E)
30	CAN BUS
31	PWR_+V12A
32	Super I/O
33	COM ports
34	FAN/BIOS/HW Monitor/Debug
35	Power Input/MISC
36	PWR_+V5A/+V3P3A
37	PWR_+VCCIN_AUX/+V1P8A
38	PWR_+VCCIO
39	PWR_+VDDQ/VPP/+VDDQ_TX
40	PWR_IMVP9 Controller
41	PWR +VCCIN
42	PWR +V12S/ +V5S/ +V3P3S
43	PWR +VCCSTG/+VCCSFR OC
44	Power Sequence
45	Revision History

Page

Index

AAEON Technology INC. **Cover Sheet** An /SUS Company Custom GENE-EHL5 A0.1\_0\_0

Thursday, December 17, 2020

