


Project Name: COM-ICDB7 Project Number: E210809

Version: A0.3_0_0

System block diagram



Page	Index
1	Block Diagram
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDR4 CHAB
6	SoC DDR4 CHC
7	SoC Clock
8	SoC 10G/NCSI
9	SoC PCIe CPU GEN4
10	SoC PCIE/SATA/USB
11	SoC RSVD NCTF
12	SoC ESPI/SMBUS/MISC
13	SoC NCSI/SPI/RTC/PWR MGT
14	SoC PWR1
15	SoC PWR2
16	SoC PWR3
17	SoC VSS1
18	SoC VSS2
19	DDR4 CHA DIMM0
20	DDR4 CHA DIMM1
21	DDR4 CHB DIMM0
22	DDR4 CHB DIMM1
23	LAN i210
24	Row A/B
25	Row C/D
26	BIOS
27	EC - IT5571/WDT
28	PCIE GEN4 Clock Generator
29	TPM/LPC/H/W Monitor
30	+V5_DUAL
31	
32	Boot Sequence
33	System Power PWR +V5A/+V3P3A
34 35	PWR PVCCIN_CPU/P1V8_1
	PWR PVCCIN_CPU/P1V8_2
36	PWR PVCCIN_CPU/P1V8_3
37	PWR PVCCIN_CPU/P1V8_4
38	PWR PVNN_NAC/ PVCCANA_CPU_1
39	PWR PVNN_NAC/ PVCCANA_CPU_2
40	PWR PVDDQ_ABC_CPU_1
41	PWR PVDDQ_ABC_CPU_2
42	PWR PVPP_CPU_ABC/PVTT_CPU_ABC
43	PWR PVNN_PCH/ P1V05_1
44	PWR PVNN_PCH/ P1V05_2
45	Revision History

<Core Design>



	AAI	EON Tec	hnology INC.	
	Title			
		Bloc	k Diagram	
	Size	Documen	t Number	Rev
V	Cu	stom	COM-ICDB7	A0.3 0

System Setting

П						
	PIN NO.	PIN Nam e	Multi-Func	Default	GPIO Function	
	M5	GPA0	PWM0	GPI	EC_AC_PRESENT	
	N5	GPA1	PWM1	GPI	EC_PROC_PWRGD	
D	M6	GPA2	PWM2	GPI	SUS_PWR_ACK	
b	N6	GPA3	PWM3	GPI	FAN_PWM	
	K6	GPA4	PWM4	GPI	EC_LPC_PME#	
	16	GPA5	PWM5	GPI	MOD_SPI_CSEN0#	
	M7	GPA6	PWM6/SSCK	GPI	10G_CAP01	
	K7	GPA7	PWM7/RIG1#	GPI	CAR_SPI_CSEN0#	
	A4	GPB0	RXD/SIN0	GPI	SRXD1X	
П	A3	GPB1	TXD/SOUT0	GPI	STXD1X	
	D2	GPB2	CTX0	GPI	EC_SLEEP#	
	84	GPB3	SM CLK 0	GPI	CB_THRM#	
	A2	GPB4	SM DAT 0	GPI	EC_CPU_RST#	
	F1	GPB5	GA20	GPO	10G_PHY_01_RST_EC	
	H4	GPB6	KBRST#	KBRST	CB_WDT	
С	A1	GPB7	RING#/PWRFIL /LPCRST#	GPI	EC_LID#	
	D1	GPC0	CRX0	GPI	CB_BATLOW#	
	B3	GPC1	SM CLK1	GPI	EC_CLK_3P3	
	B2	GPC2	SM DAT 1	GPI	EC_DATA_3P3	
	K13	GPC3	KSO16/SMOSI	GPI	EC_CPU_THRMTRIP	
	C2	GPC4	C4 TMRI0/WUI2 GPI		BIOS_DIS0#	
٠	J10	□ GPC5 KSO17/SMISO GPI		GPI	10G_CAP23	
	E1	GPC6	TMR1/WUI3	GPI	BIOS_DIS1#	
	M2	GPC7	PWUREQ#	GPI	EC_PWRBTN#	
	E6	GPG0	SSCE1#/TM	GPI		
	A5	GPG1	DTR1#/ID7	GPI	SYS_RESET#	
	E7	GPG2	SSCE 0#	GPI		
В	D6	GPG6	DSR0#	GPI		

٦	PIN NO. PIN Na		Multi-Fun c	Default	GPIO Function
\dashv	N1	GPD0	RI1#/WUI0	GPI	SLP S3#
\dashv	N 3	GPD1	RI2#/WUI1	GPI	SLP S4#
\exists	M4	GPD1	LPCRST#/WUI4	LPCRST#	BUF_PLT_RST#
\dashv	N4	GPD3	ECSCI#	GPI	EC SCI#
	L2	GPD4	ECSMI#	GPI GPI	EC_SCI#
\dashv	N7				
\dashv		GPD5	GINT/CTS0#	GPI	EC_KBRST#
4	M 11	GPD6	TACH0	GPI	EC_CPUFAN_TACH
Ц	M 12	GPD7	TACH1	GPI	SLP_LAN#_EC
	N2	GPE 0	L80HLAT/WUI24	GPI	GPO0
	A13	GPE1	EGAD	GPI	GPO1
	A 12	GPE 2	EGCS#	GPI	GPO2
	B 12	GPE3	EGCLK	GPI	GPO3
	E2	GPE4	PWRSW	GPI	FPANSWH#
	N8	GPE5	WUI5/RTS1#	GPI	EC_PROCH OT
	M1	GPE6	LPCRD#/WUI6	GPI	EC_NMI#
	М 3	GPE7	L80LLAT/WUI7	GPI	PS_ON#
	A11	GPF0	PS2CLK0/TMB0	GPI	GPI0
	B 11	GPF1	PS2DAT0TMB1	GPI	GPI1
	A10	GPF2	PS2CLK1/DTR0#	GPI	SUSA CK#
RIP	B 10	GPF3	PS2DAT1/RTS0#	GPI	Remove EC_A 20GATE
	D9	GPF4	PS2CLK2/WUI20	GPI	GPI2
	B 9	GPF5	PS2DAT2/WUI21	GPI	GPI3
	B 1	GPF6	SMCLK2/WUI22	GPI	PECI_EC
	C1	GPF7	SMDAT2/WUI23	GPI	RSMRST_PWRGD#
		PCH G	PIO Pins :		
- 1					


PIN NO.	PIN Nam e	Multi-Func	Default	GPIO Function
D8	GPH 0	CLKRUN#/ID0	GPI/ID0	EC_RSMRST#
B8	GPH1	CRX1/SIN1/SUI17	GPI/ID1	SRXD2X
D7	GPH 2	CTX1/SOUT1/WUI19	GPI/ID2	STXD2X
A9	GPH3	ID3	GPI/ID3	PCH_PWROK
88	GPH4	ID4	GPI/ID4	PWRGD_PS
A8	GPH 5	ID5	GPI/ID5	EC_DPWROK
87	GPH 6	ID6	GPI/ID6	SYS_PWROK
G10	GPI0	ADC0	GPI ONLY	TH1_CPU
G13	GPI1	ADC1	GPI ONLY	TH2_COM
G12	GPI2	ADC2	GPI ONLY	VIN_SEN
F9	GPI3	ADC3	GPI ONLY	V5ALW_SEN
F13	GPI4	ADC4/WUI28	GPI ONLY	VDDR4_SEN
F10	GPI5	ADC5/DCD1#	GPI ONLY	
F12	GPI6	ADC6/DSR1#	GPI ONLY	VCORE_SEN
E13	GPI7	ADC7/CTS1#	GPI ONLY	VGT_SEN
E12	GPJ0	DAC0	GPI	SLP_SUS#
D13	GPJ1	DAC1	GPI	AutoBtn#
D12	GPJ2	DAC2	GPI	CB_SLP_S3#
C13	GPJ3	DAC3	GPI	CB_SLP_S4#
B13	GPJ4	DAC4/DCD0#	GPI	10G_PHY_23_RST_EC
C12	GPJ5	DAC5/RIG0#	GPI	GP_WAKE#


Group	Name	Power Well	Default	GPIO Function
	GPP A0			
	GPP A1	Ī		
	GPP_A2	I		
	GPP A3	Ī		
	GPP A4	Ì		
	GPP A5	1		
	GPP A6	Ī		
	GPP A7	ì		
	GPP A8	1		
Group A	GPP A9	ì		
	GPP A10	1		
	GPP A11	1		
	GPP A12	ì		
	GPP A13	1		
	GPP A14	1		
	GPP A15	1		
	GPP A16	1		
	GPP A17~A23	1		
	GPP B0			
	GPP B1	1		
	GPP B2	ì		
	GPP B3	1		
	GPP B4	1		
	GPP B5	ì		
Group B	GPP B6~10	1		
	GPP B11	1		
	GPP B12	1		
	GPP B13	1		
	GPP B14	ì		
	GPP B15~22	1		
	GPP B23	1		
	GPP C0]		
	GPP C1	1		
	GPP C2	1		
	GPP C3	ì		
Group C	GPP C4	Ī		
	GPP C5	1		
	GPP C6	1		
	GPP C7	1		
	GPP C8~23	1		


PCH GPIO Pins :


Group	Name	Power Well	Default	GPIO Function
	GPP D0~8			
Ī	GPP D9			
Ì	GPP D10			
Ī	GPP D11			
Ī	GPP D12			
Ī	GPP D13~16			
	GPP D17~D23			
	GPP E0~3			
Ī	GPP E4			
	GPP E5			
Ī	GPP E6~7			
	GPP E8			
	GPP E9			
	GPP E10			
	GPP E11			
	GPP E12			
	GPP F0~14			
[GPP_F15			
	GPP F16			
[GPP F17			
	GPP_F18			
[GPP F19			
[GPP F20			
[GPP_F21			
	GPP F22~23			
Group G	GPP G0~23			
Group H	GPP_H0~23			
L	GPP I0			
L	GPP_I1			
	GPP I2			
L	GPP I3			
	GPP_I4			
L	GPP I5			
Group I	GPP_I6			1
	GPP_I7	_		
L	GPP I8	_		
L	GPP_I9			
	GPP I10	1		1


| AAEON Technology INC. | Tale | System Setting | Size | Document Number | C | COM-ICDB7 | A0.3_0_0 | Deter | Tuesday, February 15, 2022 | Sheet | 2 | of | 45

































AAEON Technology INC. SoC SVID/RSVD/JTAG Size Document Number **COM-ICDB7**

Custom An /5U5 Compan

Date: Tuesday, February 15, 2022

A0.3_0_0 45

P1V05

4.99K 1% 4.99K 1% R0402 4.99K 1% R0402

4.99K 1% R0402 4.99K 1% R0402 4.99K 1% R0402

4 99K 1% B0402

4.99K 1% R0402

R215

R591 R64

R65

PU RSVD AM57


PU RSVD AM61 PIL BSVD K61


PU RSVD AK57

PU RSVD AL62 PIL RSVD F70

PU RSVD L86

PU RSVD M87





SoC PWR1

RΔ17

BA12 BA10

BA8 BA7

AY24

AY20 AY17

AY13 AY10 VCCIN<63> VCCIN<64>

VCCIN<66> VCCIN<67>


VCCIN<68>

VCCIN<70>

VCCIN<71>


VCCIN<74>


Ice Lake D <PART_NUMBER> 14/21




Description	Min. Quantity	Placement			
0.12 μH / 10% / Rated 70A / Sat 70A / 0.29 mΩ	1 per phase	Based in 3-phase VR design.			
560 μF / 2.5V / 20% / Alum / 6.3 x 8.0mm	3	Bulk capacitors. Place on top side, near the output			
47 μF / 4V / 20% / X6S / 0805	2	inductors. (Recommendation <350 mils inductor pa center to capacitor pad/pin center, closer the bette			
47 μF / 4V / 20% / X6S / 0805	up to 65W: 10 + 6 empty placeholders Bulk capacitors. Place on				
	70W-75W: 15 + 1 empty placeholders	inductors, connected using via clusters. (Recommendation <350 mils inductor pad center to capacitor pad center, closer the better)			
0.01 μF / 10V / 10% / X7R / 0201	1				
1000 pF / 50V / 10% / X7R / 0402	1				
Description	Min. Quantity	Placement			
220 μF / 4.0V / 20% / X6S / 1206	14 empty placeholders	Mid-range decoupling capacitors. Place on power corridor, close to SoC edge/pin field, top side and bac side. Under evaluation and could change. Details to b provided during post-Silicon validation. (Recommendation <700 mils capacitor pad center to SoC edge pins, closer the better)			
47 μF / 2.5V / 20% / X6S / 0603	12	SoC decoupling capacitors. Place on back side of the SoC in the BGA cavity footprint.			









SoC VSS1








Tuesday, February 15, 2022


SoC VSS2





AAEON Technology INC.


Title


SoC VSS2
Size | Document Number | Rev | Custom | COM-ICDB7 | A0.3_0_0 |
Date: Tuesday, February 15, 2022 | Sheet 18 of 45















SPEED LED Off = Link 10 Mbps Green = Link 100 Mbps Orange = Link 1000 Mbps


LEDs	Mode	Function
LED0	0100	LINK/ACTIVITY
LED1	0111	LINK 1000
LED2	0110	LINK 100























System Power

+V3P3S





P1V8_AUX_NAC




P1V8_NACDELAY is P1V8_AUX gated to SoC via FET or similar after P1V05_NAC is stable

AAEON Technology INC.

Title

System Power


Size | Document Number | Rev |
Custom | COM-ICDB7 | A0.3_0_0 |
Date: Tuesday, February 15, 2022 | Sheet | 32 | of | 46





PWR PVCCIN_CPU/P1V8_1 VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP SVIDO SVID1 20220106, A03, Reserve R76 for Power team SMBUS Protocol ID (bus 1) (bus 2) PVCCIN CPU1 PSYS U1_PSYS R76 R0201 C14 R27 X/10nF 10K 25V 5% C0402 R0201 PVCCIN CPU 00h 04h (VR13, 10mV VID table) 60h P1V8 01h 04h (VR13, 10mV VID table). See Note 1. P1V05 03h 84h 07h (VR13, 5mV VID table). See Note 1. PVNN_PCH 05h 82h 07h (VR13, 5mV VID table) PVDDQ_ABC_CPU 00h 70h 07h (VR13, 5mV VID table)) PVNN_NAC 04h 07h (VR13, 5mV VID table) >> R574 0ohm, 1371 PIVS CPUI TOUT PVCCANA CPU 07h (VR13, 5mV VID table, See Note 1. 20220106, A03, Reserve R141 Note: VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax. X/3.32K PVCCIN_CPU1_VDD18 R19 0ohm, 5% R0402 +12V VCCIN0 C458 10uF, 25V, C0603 + C374 100uF 16V TC-D C20 = 1000pF 50V C0402 PVCCIN CPU1 CAT FLT C31 1.0uF 6.3V C0402 C344 1.0uF 6.3V C0402 P1V8_CPU1_VOSEN PVCCIN CPU1 VDD18 C349 0.1uF P1V8 CPU1 VORTN **Channel 1: PVCCIN** Channel 2: P1V8 30 P1V8 CPU1 IOUT1 ## PIV8 CPU1 IQUT1 [37] [37] P1V8 CPU1 PWM1 < CS7/CS2 L2 29 X X PWM7/PWM2_L2 CS6/CS3_L2 28 X PWM6/PWM3 12 CS5/CS4_L2 27 × PWM5/PWM4_L2 CS4 26 PVCCIN_CPU1_IOUT4 [36] PVCCIN_CPU1_PWM4 < PVCCIN_CPU1_IOUT3 [36] 25 PVCCIN_CPU1_IOUT3 ✓ PVCCIN_CPU1_IOUT2 [35] PVCCIN CPU1 IOUT2 ✓ PVCCIN_CPU1_IOUT1 [35] [35] PVCCIN_CPU1_PWM2 < 23 PVCCIN_CPU1_IOUT1 [35] PVCCIN_CPU1_PWM1 PVCCIN CPU1 VORTN1 Oohm, VSENSE_VCCIN_CPU0_N [16] SMB_VR_PVCCIN_CPU_SDA_R [12,29,38,40,43] SMB_PMBUS_DATA << >> C5 X/10nF SMB_VR_PVCCIN_CPU_SCL_R [12.29.38.40.43] SMB PMBUS CLK >> R16 00hm, VSENSE_VCCIN_CPU0_P [16] 4V> EN1 > 0.8V [38] PWRGD_VR_PVCCANA SCA VR_P1V8_CPU_EN [33] +V3P3A_PG >>R4 00hm [31] PWRGD_PVCCIN_CPU R549 Oohm, [38,43] +V1P8A_PG <<-SVID VALERT VCCIN CPU →>> SVID ALERTO CPU R N [13.43] SVID VDIO PVCCIN CPU [31] IRQ PVCCIN CPU VRHOT LVC3 N ≪ ≫ SVID DIO0 CPU R [13.43] FM_PVCCIN_CPU_PWR_IN_ALERT_N R29 150 1% R0402 [31] FM_PVCCIN_CPU_PWR_IN_ALERT_N SVID_CLK0_CPU_R [13,43]


	PVCCIN/600KHz	P1V8/600KHz
TDC	50A	2A
IccMax	147A	2.6A
Vboot	1.8V	1.8V
Load Line	1.4mohm mohm	
SVID Address	00h, SVID0 Bus #1	01h, SVID0 Bus#1


AAEON Technology INC.
Title
PWR PVCCIN_CPU/P1V8_1
Size
Size
COM-ICDB7
A0.3_0_0












PWR PVDDQ_ABC_CPU_1


Table 17-5. VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP





	PVDDQ/800KHz	
TDC	39A	
IccMax	47A	
Vboot	1.2V	
Load Line	0.3mohm	
SVID Address	00H, SVID1 Bus #2	














	5	4		3			2
Revision Histo							
01. Project code: E21 0809 02. Model name: COM-ICDB7 03. Model revision: A0.3_0_0	COM-ICDB7 A0.3_0_0 PC	B: 1907ICD702 BOM: 9697ICD709~ Date: 2022/01/1	3 (TF)PCB.CO	M-ICDB7.Rev.	A0.3_0_0.HD	.(2+10+2).14	4Layers.Green.1*1.125x95x2.0mm
04.96-Level: 9697ICD709 05.PCB 料號: 1907ICD702				(TF)ASS'Y.COM-IC			-D 1
06. PCB 厚度: 2.0 mm 07. PCB 層數: 14 Layer 08. 連板數量: 2 pcs				9697ICD709	CPU D-1746TER	P/N 144X000246	
09. PCB VIA: HDI/2+10+2 10. Material: TU-883				9697ICD710 9697ICD711	D-1732TE D-1712TR	144X000247 144X000248	
11. PCB Dimension: 125x95mm				9697ICD712 9697ICD713	D-1735TR D-1715TER	144X000249 144X000250	

	Date	Revision	Page	Modification list	Reason			
	2020/9/27	A0.1_0_0	1-45	First Release	First Release			
	2021/7/14	A0.2_0_0	1-45	1. Add D21 for WDT# reset 2. Update SoC U14 symbol 3. Add NAC pull down resistor R10850-R10856 4. Modify LPCeSPI mux function(U28) circuit 5. R703 un-mount D01 7. Change C582 C584 to 0.2ur for power sequence 8. Add CLK 100M GENN DPDM for PEG GEN4 clock to carrier board 9. C129 un-mount for RAN TAC 10. R471 net change to 4-V5 DUAL 11. R805R711 un-mount for power sequence 12. Add R1085R10850 for power sequence 12. Add R1085R10850 for power sequence	Fix A0.1 bug.			
	20211210	A0.3_0_0	24	Reserve R74 and PM_RSMRST# for Power up at S3 fail issue	Reserve R74 and PM_RSMRST#.			
	20211214	A0.3_0_0	24	Add Net name LAN1_LED_LINK#	Add Net name LAN1_LED_LINK#			
	20211213	A0.3_0_0	26	Change P/N of SPI1 from 1463X00011 to 1463X00014 for EOL.	Change P/N of SPI1 from 1463X00011 to 1463X00014.			
	20211220	A0.3_0_0	27	remove R354 and R355.	remove R354 and R355.			
	20211222	A0.3_0_0	27	Change net name at SW1.1 from AutoBtn# to S3_S5_GATE	Change net name at SW1.1 from AutoBtn# to S3_S5_GATE by the function define by EC.			
С	20220105	A0.3_0_0	27	remove U11, FB5, Place R187 to change Power rail to +3P3A	remove U11, FB5, Place R187 to change Power rail to +3P3A			
	20220111	A0.3_0_0	27	Add R206, R213, R222, R230 to LAN_LED2, 5, 8	Add R206, R213, R222, R230 to LAN_LED2, 5, 8 and 11 for 10G LAN active LED issue.			
	20211202	A0.3_0_0	29	Add PMBUS_DATA/CLK for Power team	Add PMBUS_DATA/CLK for Power team			
	20211210	A0.3_0_0	29	Change power at R463 from +V5S to +V3P3S.	Change power at R463 from +V5S to +V3P3S.			
	20211222	A0.3_0_0	30	Add C190 and C196 to soft starting +V5A1 for +V5_SBY ramp up issue. Change FB6 to PSP2 to reduce spacing for layout.	1. Add C190 and C196 2. Change FB6 to PSP2			
	20211210	A0.3_0_0	31	Remove R9207, change net name of V3.3A_RSMRST# to PM_RSMRST#	Remove R9207, change net name of V3.3A_RSMRST# to PM_RSMRST#			
	20211210	A0.3_0_0	31	Change AND GATE from 3 input to 2 input for remove net of CB_PWRGD_PS.	Change AND GATE from 3 input to 2 input			
	20211210	A0.3_0_0	32	Change net name from CB_SLP_S3# to PWRGD_PS to meet the sequence of CRB.	Change net name from CB_SLP_S3# to PWRGD_PS			
	20211210	A0.3_0_0	32	Remove Q25 and the discharge circuits of +V3P3S and +V5S	Remove Q25 and the discharge circuits of +V3P3S and +V5S			
	20211210	A0.3_0_0	32	Add Q24B for +VIN_EXT discharge Change R823 from 100R to 1.5K to meet resistor of 1/10W	Add Q24B for +VIN_EXT discharge Change R823 from 100R to 1.5K to meet resistor of 1/10W			
	20211210	A0.3_0_0	32	Remove U26 and Power +V5S	Remove U26 and Power +V5S			
	20211207	A0.3_0_0	33	Remove R10858 and Place R10857 for boot up sequence issue.	Remove R10858 and Place R10857			
	20211210	A0.3_0_0	33	Add R75 and +VIN_EXT_RDY for Power up issue, to enable +V5A by +VIN_EXT ready.	Add R75 and +VIN_EXT_RDY			
	20220106	A0.3_0_0	34	Reserve R76 for Power team suggestion	Reserve R76			
В	20220106	A0.3_0_0	34	Reserve R141 for Power team suggestion.	Reserve R141			
	20211207	A0.3_0_0	38	Change R519 from resistor (1206) to Short Pad (0603) to reduce the space. Change Power source from +VIN_EXT to P12V_P5V_AUX for boot up sequence issue.	Change R519 from resistor (1206) to Short Pad (0603) Change Power source from +VIN_EXT to P12V_P5V_AUX			
	20211209	A0.3_0_0	42	Remove R10869 and place R494 to meet sequence request.	Remove R10869 and place R494			
_								

	AAEON Technology INC.						
MEON®	Title	Revision History					
	Size	Document Number			Rev		
An /15U5 Company	n /5L5 Company A2 COM-ICDB7				A(0.3_0_0	
	Dote:	Eridey Eshauery 18 2022	Sheet	45	~1	45	