

# UP2 EVT3 MAX10 FPGA Spec v0.4

**CUSTOMER: xxx** 

PROJECT: UP3-board / EVT

Author/Dept: Luigi GRASSO (AFI-AAEON EUROPE – akka: LGR)

Date: 2017-03-03

AAEON RD Dept: xxx

AAEON doc dir: xxxx

Document status: p (preliminary)

**Document Security level: ACCESSIBLE BY ATI and EMUTEX ONLY** 



#### **Table of Contents**

U	P2 EVT	<sup>-</sup> 3 MAX10 FPGA Spec v0.4	. 0
		oduction	
2	FPG	SA description	. 3
		HAT-controller: CONF -register	
		HAT-controller programming	
		FPGA-fw upload from CPU	
		HAT-ctrl RTL source-code i/f	
	۷.4	11/1 Cti Ni L 3001CC Couc I/ I	. т

V0.1 = initial version

V0.2 = updated version for EVT2 test FW

V0.3 = updated conf\_reg definition on §2.1

V0.4 = updated fw for EVT3



## 1 Introduction

This document provides the description of the EVT3/ MAX10 FPGA function, please refer to:

- 1. "UP-APL01\_A03\_20170104A.PDF" for schematic and signal naming convention
- 2. "170222 UP2 MAX10 ref mapping EVT3 v1.7.xlsx" for FPGA mapping
- 3. "170116 up2max v0.2.0" for RTL code
- 4. fw MAX10-2K: 170116 up2max(2K) v0.2.0 (cksum 0068B781).pof
- 5. fw MAX10-4K: 170116 up2max(4K) v0.2.0 (cksum 026B198F).pof



## 2 FPGA description

The MAX10 FPGA (10M02(04)SC-U169) will allow several functions such as:

- 1. Rise voltage of HAT-pins from APL-native 1V8 to 3V3 LVTTL required by HAT standard
- Provide same "bread-board friendly" interface as RPi2 which are fundamental for makers applications: programmable input Schmitt-Trigger, programmable output maxcurrent, programmable Slew-Rate (Fast/slow), programmable internal Clamp-Diode
- 3. Possibility to remap the CPU ports over HAT and EXHAT
- 4. Integrate custom controller inside the FPGA by RTL programming (up to 16k LE)
- 5. Allow CPU-FPGA fast data communication by SDIO (project based, reserved resource, wont be supported on MP)
- 6. Drive all 4x LED integrated on UP2
- 7. Control the two HDMI-CEC ports on Combo HDMI connector
- 8. Support a hi-speed LVDS bus (one byte wide) on EXHAT (including PLL in and PLL out)
- 9. Allow CPU. to access FPGA.JTAG for fw upload
- 10. Allow CPU to control/monitor FPGA service signals (nSTATUS, nCONFIG, CONF\_DONE, CONFIG\_SEL, FPGA\_RST, FPGA\_OE)
- 11. Trigger CPU-wake event on CPU (BT HOST WAKE)
- 12. Employ 2x CPU.OSC port to get external clock source

The UP2-release will include an FPGA-fw integrating "HAT-Controller v1.0" including following functionalities:

- 1. CPU-FPGA bit-bang comm port used to program CONF-reg of HAT-ctrl (same as UP1)
- 2. Support of HAT-module (2<sup>nd</sup> SPI port will be supported for APL-I model only).
- 3. Support of internal Pull-UP/DWN, Schmidt Trigger, Clamp-Diode only in static mode (cannot be changed during run-time but only by full FPGA-fw recompile)
- 4. HDMI-CEC controller
- 5. CPU-fw upload
- 6. Control GPIO on EXHAT
- 7. Control 4xLED

What will not be supported on HAT-Controller v1.0 release:

1. SPI slave-port to configure the HAT-controller

Such functionalities will be activated on project-base and will require extra-NRE



# 2.1 HAT-controller: CONF -register

Below the definition of CONF-register of the HAT-controller integrated in "HAT-controller fw v1.0" release:

CONF\_REG(52) to CONF\_REG(71) refer to table below:

BIT#	CONF-reg	Default	description
	bit-name	value	
48-51	RSVD		
52-55	FW-ID	"0000"	FW-ID code (READ-ONLY REGISTER)
56	LED1 blue	0	"1" = LED lit ON; "0" LED lit OFF; (signal on schema "LED0_3V3")
57	LED2 yellow	0	"1" = LED lit ON; "0" LED lit OFF; (signal on schema "LED1_3V3")
58	LED3 green	0	"1" = LED lit ON; "0" LED lit OFF; (signal on schema "LED2_3V3")
59	LED4 red	0	"1" = LED lit ON; "0" LED lit OFF; (signal on schema "LED3_3V3")
60	Enable-I2C0	0	"1" = enable I2C0; "0" = disable (default)
61	Enable-I2C1	0	"1" = enable I2C1; "0" = disable (default)
62 RSVD	Enable-CEC0	0	"1" = enable CECO; "0" = disable (default)
63 RSVD	HAT-mode1	0	"1" = enable HAT-mode1; "0" = enable HAT-mode(default)
64 RSVD	HAT-mode2	0	"1" = enable HAT-mode2; "0" = enable HAT-mode(default)
65	spare		
66	spare		
67	spare		
68	spare		
69	spare		
70	spare		
71	spare		

The FPGA buffer direction (CPU to HAT /or/ HAT to CPU) follows this rule: value "0" (default) = CPU to HAT; value "1" = HAT to CPU

	schema doesnt employ HAT conventional signal naming; but in th						
CPU/FPGA-port	CPU-signal (same name of schematic)	HAT-ctrl	RTL signal name CPU-		HAT-(mode1)>SPI2	HAT-(mode2)	mapped on RTL signal name HAT/EXHAT side (HAT-
· ·	CDIO 12: DSC LIARTA TVD	CONF_REG()	side bidir_cpu0	GPIO HAT_UART1_TXD	dont change	dont change	default) bidir_HAT0
	GPIO_43:LPSS_UART1_TXD GPIO_42:LPSS_UART1_RXD	1	bidir_cpu1	HAT_UART1_TXD	dont change	dont change	bidir_HAT1
UART1	GPIO_44:LPSS_UART1_RTS	2	bidir_cpu2	HAT_UART1_R_RTS	HAT_GPIO4	_	
		3		HAT_UART1_K_KIS  HAT_UART1_CTS	<del>-</del>	dont change	bidir_HAT2
	GPIO_45:LPSS_UART1_CTS	4	bidir_cpu3		HAT_R_GPIO3	dont change	bidir_HAT3
	GPIO_123:SIO_SPI_2_TXD		bidir_cpu4	HAT_R_GPIO1 HAT_R_GPIO2	HAT_I2S6_SDI	dont change	bidir_HAT4
	GPIO_122:SIO_SPI_2_RXD	5	bidir_cpu5		HAT_I2S6_WS_SYNC	dont change	bidir_HAT5
	GPIO_121:SIO_SPI_2_FS2	6	bidir_cpu6	HAT_R_GPIO3	HAT_UART1_CTS	dont change	bidir_HAT6
	GPIO_120:SIO_SPI_2_FS1	7	bidir_cpu7	HAT_GPIO4	HAT_UART1_R_RTS	dont change	bidir_HAT7
	GPIO_119:SIO_SPI_2_FS0	8	bidir_cpu8		HAT_I2S6_BCLK	dont change	bidir_EXHAT18
	GPIO_118:SIO_SPI_2_CLK	9	bidir_cpu9	LIAT CDL 4 TVD/11- could	HAT_I2S6_SDO	dont change	bidir_EXHAT19
	AVS_I2S2_BCLK	10	bidir_cpu10	HAT_SPI_1_TXD(HAT_GPIO9)	dont change	dont change	bidir_HAT8
I2S2 (new on	AVS_I2S2_SDO	11	bidir_cpu11	HAT_SPI_1_RXD(HAT_GPIO8)	dont change	dont change	bidir_HAT9
EVT3)	PWM3	12	bidir_cpu12	HAT_SPI_1_FS1(HAT_GPIO7)	dont change	dont change	bidir_HAT10
	AVS_I2S2_WS_SYNC	13	bidir_cpu13	HAT_SPI_1_FSO(HAT_GPIO6)	dont change	dont change	bidir_HAT11
	AVS_I2S2_SDI	14	bidir_cpu14	HAT_SPI_1_CLK(HAT_GPIO5)	dont change	dont change	bidir_HAT12
	GPIO_110:SIO_SPI_0_TXD	15	bidir_cpu15	HAT_SPI_O_TXD	dont change	dont change	bidir_HAT13
	GPIO_109:SIO_SPI_0_RXD	16	bidir_cpu16	HAT_SPI_O_RXD	dont change	dont change	bidir_HAT14
SPI0	GPIO_106:SIO_SPI_0_FS1	17	bidir_cpu17	HAT_SPI_0_FS1	dont change	dont change	bidir_HAT15
	GPIO_105:SIO_SPI_0_FS0	18	bidir_cpu18	HAT_SPI_0_FS0	dont change	dont change	bidir_HAT16
	GPIO_104:SIO_SPI_0_CLK	19	bidir_cpu19	HAT_SPI_0_CLK	dont change	dont change	bidir_HAT17
12C0	GPIO_125:LPSS_I2CO_SCL	20	bidir_cpu20	HAT_I2CO_SCL	dont change	dont change	bidir_HAT18
	GPIO_124:LPSS_I2CO_SDA	21	bidir_cpu21	HAT_I2CO_SDA	dont change	dont change	bidir_HAT19
I2C1	GPIO_127:LPSS_I2C1_SCL	22	bidir_cpu22	HAT_I2C1_SCL	dont change	dont change	bidir_HAT20
	GPIO_126:LPSS_I2C1_SDA	23	bidir_cpu23	HAT_I2C1_SDA	dont change	dont change	bidir_HAT21
PWM1	GPIO_35:PWM1	24	bidir_cpu24	HAT_PWM1	dont change	dont change	bidir_HAT22
PMW0	GPIO_34:PWM0	25	bidir_cpu25	HAT_PWM0	dont change	HAT_I2S6_BCLK	bidir_HAT23
	GPIO_33:ISH_GPIO_15 (shared with PMIC_IRQ_N)	26	bidir_cpu26	GPIO/EXHAT_LVDS0n	dont change	dont change	bidir_EXHAT0
	GPIO_32: <b>ISH_GPIO_14</b>	27	bidir_cpu27	GPIO/EXHAT_LVDS0p	dont change	dont change	bidir_EXHAT1
	GPIO_31:ISH_GPIO_13	28	bidir_cpu28	GPIO/EXHAT_LVDS1n	dont change	dont change	bidir_EXHAT2
	GPIO_30: <b>ISH_GPIO_12</b>	29	bidir_cpu29	GPIO/EXHAT_LVDS1p	dont change	dont change	bidir_EXHAT3
	GPIO_29: <b>ISH_GPIO_11</b>	30	bidir_cpu30	GPIO/EXHAT_LVDS2n	dont change	dont change	bidir_EXHAT4
GPIO / ISH-GPIO	GPIO_28: <b>ISH_GPIO_10</b>	31	bidir_cpu31	GPIO/EXHAT_LVDS2p	dont change	dont change	bidir_EXHAT5
G110 / 1511 G110	GPIO_155: <b>ISH_GPIO_9</b> /SPKR	32	bidir_cpu32	GPIO/EXHAT_LVDS3n	dont change	dont change	bidir_EXHAT6
	GPIO_154: <b>ISH_GPIO_8</b> /MEMHOT_N	33	bidir_cpu33	GPIO/EXHAT_LVDS3p	dont change	dont change	bidir_EXHAT7
	GPIO_153: <b>ISH_GPIO_7</b> /AVS_I2S5_SDO/ <b>LPSS_UART2_CTS_N</b>	34	bidir_cpu34	GPIO/EXHAT_LVDS4n	dont change	dont change	bidir_EXHAT8
	GPIO_152: <b>ISH_GPIO_6</b> /AVS_I2S5_SDI/ <b>LPSS_UART2_RTS_N</b>	35	bidir_cpu35	GPIO/EXHAT_LVDS4p	dont change	dont change	bidir_EXHAT9
	GPIO_151: <b>ISH_GPIO_5</b> /AVS_I2S5_WS_SYNC/ <b>LPSS_UART2_TXD</b>	<b>36</b>	bidir_cpu36	GPIO/EXHAT_LVDS5n	dont change	dont change	bidir_EXHAT10
	GPIO_150: <b>ISH_GPIO_4</b> /AVS_I2S5_BCLK/ <b>LPSS_UART2_RXD</b>	37	bidir_cpu37	GPIO/EXHAT_LVDS5p	dont change	dont change	bidir_EXHAT11
	GPIO_149: <b>ISH_GPIO_3</b> /AVS_I2S6_SDO/AVS_HDA_SDO	38	bidir_cpu38	HAT_I2S6_SDO	dont change	dont change	bidir_HAT24
I2S6 / ISH-GPIO	GPIO_148: <b>ISH_GPIO_2</b> /AVS_I2S6_SDI/AVS_HDA_SDI	39	bidir_cpu39	HAT_I2S6_SDI	HAT_R_GPIO1	dont change	bidir_HAT25
/ HDA	GPIO_147:ISH_GPIO_1/AVS_I2S6_WS_SYNC/AVS_HDA_WS_SYNC	40	bidir_cpu40	HAT_I2S6_WS_SYNC	HAT_R_GPIO2	dont change	bidir_HAT26
	GPIO_146: <b>ISH_GPIO_0</b> /AVS_I2S6_BCLK/AVS_HDA_BCLK	41	bidir_cpu41	HAT_I2S6_BCLK	dont change	HAT_PWM0	bidir_HAT27
ISH-I2C0	GPIO_134:LPSS_I2C5_SDA/ISH_I2CO_SDA	42	bidir_cpu42	GPIO/EXHAT_LVDS6n	dont change	dont change	bidir_EXHAT12
1311-1200	GPIO_135:LPSS_I2C5_SCL/ISH_I2CO_SCL	43	bidir_cpu43	GPIO/EXHAT_LVDS6p	dont change	dont change	bidir_EXHAT13
ISH-I2C1	GPIO_136:LPSS_I2C6_SDA/ISH_I2C1_SDA	44	bidir_cpu44	GPIO/EXHAT_LVDS7n	dont change	dont change	bidir_EXHAT14
1311-1201	GPIO_137:LPSS_I2C6_SCL/ISH_I2C1_SCL	45	bidir_cpu45	GPIO/EXHAT_LVDS7p	dont change	dont change	bidir_EXHAT15
	GPIO_166:SDIO_CLK	46	bidir_cpu46		dont change	dont change	bidir_EXHAT16
	GPIO_167:SDIO_D0		spare0				FPGA-comm(SPARE SIGNAL0)
SDIO /-	GPIO_168:SDIO_D1		data_out				FPGA-comm(data_out)
SDIO (on	GPIO_169:SDIO_D2		data_in				FPGA-comm(data_in)
APL-I only)	GPIO_170:SDIO_D3		stb				FPGA-comm(strobe)
	GPIO_171:SDIO_CMD		clr				FPGA-comm(start)
	GPIO_183:SDIO_PWR_DOWN_N		spare1				FPGA-comm(SPARE SIGNAL1)



	JTAG-TCK (connected to CPU-GPIO-HDMI-CEC)		hmdi-cec_port				
FPGA-JTAG	JTAG-TDO (connected to CPU-GPIO-HDMI-CEC)		hmdi-cec_port			JTAG/HDMI-CEC port	
11 6/13//10	JTAG-TMS (connected to CPU-GPIO-HDMI-CEC)		hmdi-cec_port			31713/1121VIII 020 pore	
	JTAG-TDI (connected to CPU-GPIO-HDMI-CEC)		hmdi-cec_port				
	GPIO_84:AVS_I2S2_MCLK/AVS_HDA_RST_N	47	bidir_cpu47			bidir_EXHAT17	
	GPIO_217:FPGA(FPGA_RST)		FPGA_rst			FPGA-comm(rst)	
	GPIO_216:FPGA(FPGA_OE)		FPGA_oe			FPGA-comm(oe)	
	OSC_CLK_OUT_0		OSC_CLK_OUT_0			; clock_in0	
	OSC_CLK_OUT_1		OSC_CLK_OUT_1			; clock_in1	
MISC	GPIO_218:FPGA(nSTATUS)		nSTATUS			; all these PINS could be enabled as FPGA control pins or	
	GPIO_27:FPGA(nCONFIG) > FPGA_fw_reload		nCONFIG			disabled to be used as user-IO	
	GPIO_17:FPGA(CONF_DONE)		CONF_DONE			disabled to be used as user-10	
	GPIO_19:FPGA(CONFIG_SEL)		CONFIG_SEL			; could be enabled or user-IO	
	GPIO_18:FPGA(BT_HOST_WAKE)		BT_HOST_WAKE			; hi-Z	
	GPIO_10 (CPU direct_WAKE:(BT_HOST_WAKE))						
	LPC_CLKOUTO		LPC_bus				
	LPC_FRAME		LPC_bus				
	LPC_AD3		LPC_bus				
LPC	LPC_AD2		LPC_bus				
LPC	LPC_AD1		LPC_bus				
	LPC_AD0		LPC_bus				
	LPC_CLKRUN		LPC_bus				
	LPC_SERIRQ		LPC_bus				
		48-55	RSVD				
		56	LED1 blue				
		57	LED2 yellow				
		58	LED3 green				
		59	LED4 red				
		60	I2C_VLS_OE0				
		61	I2C_VLS_OE1				
		62	Enable-CEC0				
		63	HAT-mode1				
		64	HAT-mode2	1			
		07	TIAT-THOUGE				




# **View of HAT-connector**

	EMUTEX request (signal names from Rpi)	UP2 board (signal names from schema)	UP-board		UP-board	UP2 board(signal names from schema)	EMUTEX request (signal names from Rpi)	
		3V3	3V3	1	2 <mark>5V</mark>	5V		
bidir_HAT21	I2C1_SDA	HAT_I2C1_SDA	GPIO1/I2C1_SDA	3	4 5V	5V		
bidir_HAT20	I2C1_SCL	HAT_I2C1_SCL	GPIO2/I2C1_SCL	5	6 Ground	Ground		
bidir_HAT4	GPIO1	HAT_ANALOG_IN1-HAT_R_GPIO1	GPIO3	7	8 GPIO16/UART_TX	HAT_UART1_TXD	UART1_TXD	bidir_HAT0
		Ground	Ground	9	10 GPIO17/UART_RX	HAT_UART1_RXD	UART1_RXD	bidir_HAT1
bidir_HAT2	UART1_RTS   SPI_1_FS1*	HAT_ANALOG_IN2-HAT_UART1_R_RTS	GPIO4	11	12 GPIO18/I2S_CLK	HAT_I2S6_BCLK	I2S6_BCLK   SPI_1_FS0*   PWM0*	bidir_HAT27
bidir_HAT5	GPIO2	HAT_ANALOG_IN3-HAT_R_GPIO2	GPIO5	13	14 Ground	Ground		
bidir_HAT6	GPIO3	HAT_ANALOG_IN4-HAT_R_GPIO3	GPIO6	15	16 GPIO19	HAT_SPI_1_FS1	GPIO7	bidir_HAT10
		3V3	3V3	17	18 GPIO20	HAT_SPI_1_RXD	GPIO8	bidir_HAT9
bidir_HAT13	SPI_0_TXD	HAT_SPI_O_TXD	GPIO7/SPI_MOSI	19	20 Ground	Ground		
bidir_HAT14	SPI_0_RXD	HAT_SPI_O_RXD	GPIO8/SPI_MISO	21	22 GPIO21	HAT_SPI_1_TXD	GPIO9	bidir_HAT8
bidir_HAT17	SPI_0_CLK	HAT_SPI_O_CLK	GPIO9/SPI_CLK	23	24 GPIO22/SPI_CSON	HAT_SPI_0_FS0	SPI_0_FS0	bidir_HAT16
		Ground	Ground	25	26 GPIO23/SPI_CS1N	HAT_SPI_0_FS1	SPI_0_FS1	bidir_HAT15
bidir_HAT19	I2CO_SDA	HAT_I2CO_SDA	GPIO10/I2C0_SDA	27	28 GPIO24/ <mark>I2C0_SCL</mark>	HAT_I2C0_SCL	I2CO_SCL	bidir_HAT18
bidir_HAT7	GPIO4	HAT_GPIO4	GPIO11	29	30 Ground	Ground		
bidir_HAT12	GPIO5	HAT_SPI_1_CLK	GPIO12	31	32 GPIO25/ <mark>PWM0</mark>	HAT_PWM0	PWM0	bidir_HAT23
bidir_HAT22	PMW1	HAT_PWM1	GPIO13/PWM1	33	34 Ground	Ground		
bidir_HAT26	I2S6_WS_SYNC   SPI_1_RXD*	HAT_I2S6_WS_SYNC	GPIO14/I2S_FRM	35	36 GPIO26	HAT_UART1_CTS	UART1_CTS   SPI_1_FS2*	bidir_HAT3
bidir_HAT11	GPIO6	HAT_SPI_1_FS0	GPIO15	37	38 GPIO27/I <mark>2S_DATAIN</mark>	HAT_I2S6_SDI	I2S6_SDI   SPI_1_TXD*	bidir_HAT25
		Ground	Ground	39	40 GPIO28/I2S_DATAOUT	HAT_I2S6_SDO	I2S6_SDO   SPI_1_CLK*	bidir_HAT24



#### **View of EXHAT-connector**





### 2.2 HAT-controller programming

The CPU can access the CONF-reg inside the HAT controller to perform a "write-readback sequence" allowing to both write a new value inside the CONF-reg and read it back before FPGA pin assumes the new value. The comm interface between CPU and FPGA will use a "bit-bang" protocol using following CPU-GPIOs:

**FPGA-RST** (GPIO\_217.PIN- M29): used to fully reset all register of HAT-controller; signal has pull-dwn

**FPGA-OE**(GPIO\_216.PIN- P30): when asserted (0), all FPGA-PIN will be set to High-Z (but Dout); when de-asserted(1) the FPGA-PIN buffers will assume the direction (In/or/ Out) determined by the CONF-reg; signal has pull-dwn

**Clear/Start** (GPIO\_171.PIN- T57): used to clear all registers but the CONF\_REG() of HAT-controller register so allowing to start write-read-back sequence without affecting the internal CONF-register

Strobe(GPIO 170.PIN-T55): used as clock signal

Din(GPIO\_169.PIN- T54): input data to FPGA

**Dout**(GPIO\_168.PIN- P57): used for read-back to CPU the new value before latching to CONF REG()

**@BOOT:** direction of all PINs is set to CPU→HAT by default; both FPGA-RST and FPGA-OE must be kept asserted (ZERO).

**@FPGA-programming:** 

Step1. keep FPGA-OE asserted (low), release FPGA\_RST (high)


Step2. program CONF\_REG() using FPGA\_comm bus (clear-stb-Din-Dout)

Step3. Configure CPU-GPIO according to FPGA-CPU interface configuration set on CONF\_REG()

Step4. Release FPGA-OE (high)

Note: If this procedure is not performed correctly, short circuits between CPU pins and FPGA pins might occurs which would damage the CPU and/or FPGA

#### **CONF\_REG()** programming by FPGA\_comm port



**CLR (low-pulse, asynchr)** has to be generated at the beginning of any new write-readback sequence; it does perform a partial reset of HAT-controller registers (flag, wreg1, wreg2 and counter) but leaving unchanged CONF-reg to avoid affecting the HAT communication undergoing;

**LAST STROBE (STB#145)** is required by the HAT-controller in order to update the CONF-reg with new value

# 2.3 FPGA-fw upload from CPU

The FPGA will be programmed by CPU only on EVT3 version (ask driver to EMUTEX)



## 2.4 HAT-ctrl RTL source-code i/f

Below the RTL code "170116 up2max v0.2.0" for HAT-CONTROLLER:

```
__ *******************
__ **************************
-- Project name: UP2board EVT2 FGPA fw
-- Auth: LuigiGrasso@aaeon.eu
-- Dept: AEU
-- Date: 2017-01-16
-- directory: prj UP2\MAX 10\FPGA FW\MAX10-2K_prj2
-- EVT2 version. test-fw according to "170116 UP2 MAX10 ref mapping EVT v1.6.xlsx"
-- ref schema: up-apl01 a02 20161102a.pdf
 __ *******************
  . **************
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
ENTITY up2max IS
   PORT (
                                    : INOUT STD LOGIC VECTOR (48 DOWNTO 0);
      bidir cpu
      bidir hat
                                    : INOUT STD LOGIC VECTOR (27 DOWNTO 0); --
HAT conn 28 pins
     bidir exhat
                                       : INOUT STD LOGIC VECTOR (19 DOWNTO 0); -
- LVDS bus (0-7) +PLL in (0-1) +PLL out (0-1)
      lpc bus
                                    : OUT STD LOGIC VECTOR (7 DOWNTO 0);
LPC bus to be set in hi-Z
      data in, stb, clr, spare0, spare1: IN STD LOGIC; -- mapped on SDIO-port
      data out
                                    : OUT STD LOGIC; -- mapped on SDIO-port
                                        : IN STD_LOGIC; -- mapped on FPGA_OE and
      oe_fpga, rst_fpga
FPGA RST
     OSC CLK OUT 0, OSC CLK OUT 1 : IN STD LOGIC;
      vls ce0, vls ce1
                                   : OUT STD LOGIC; -- mapped on
GPIO EXHAT LVDS8n/p and enabling VLS
```



```
GPIO_TDI, GPIO_TMS, GPIO_TCK : IN STD_LOGIC; --
HMDI/cec port (MUX with JTAG) *** when JTAG sharing enabled >> this has to be IN-
port*** to avoid Quartus bug
       GPIO TDO
                                           : OUT STD LOGIC; -- HDMI/cec port (MUX
with JTAG) *** when JTAG sharing enabled >> this has to be OUT-port*** to avoid
Quartus bug
--nSTATUS, nCONFIG, CONF DONE, : IN STD LOGIC; -- Dual Purpose PINS (FPGA
control pins); when disabled they can be used as user-IO
--CONFIG SEL
                                  : IN STD LOGIC; -- Dual Purpose PINS (FPGA
control pins); when disabled they can be used as user-IO
--BT HOST WAKE
                                  : IN STD LOGIC; -- trigger CPU-WAKE EVENTS
      led 3V3
                                           : OUT STD LOGIC VECTOR (3 DOWNTO 0));
END up2max;
ARCHITECTURE up2max a OF up2max IS
SIGNAL count reg
                              : STD LOGIC VECTOR (7 DOWNTO 0); -- used to trigger
conf reg registration
SIGNAL conf reg, wreg, wreg2 : STD LOGIC VECTOR (71 DOWNTO 0);
SIGNAL flag1
                              : STD LOGIC; -- flag if-clauses met
BEGIN
bidir exhat <= (others => 'Z'); -- test version: disable exhat
lpc bus(7)
              <= 'Z';
lpc bus(6)
              <= 'Z';
lpc bus(5)
              <= 'Z';
lpc bus(4)
              <= 'Z';
lpc bus(3)
              <= 'Z';
lpc bus(2)
              <= 'Z';
lpc bus(1)
              <= 'Z';
lpc bus(0)
              <= 'Z';
led 3V3(0) <= conf reg(56);
led 3V3(1) <= conf reg(57);
led 3V3(2) <= conf reg(58);</pre>
```



```
led_3V3(3) <= conf_reg(59);</pre>
vls ce0 <= conf reg(60); -- check assert level</pre>
vls ce1 <= conf reg(61); -- check assert level</pre>
GPIO TDO <= conf reg(62);
data out <= wreg2(71);</pre>
-- >>>>>> PROC1: reg-bank, ALU, counter
PROCESS (stb, rst_fpga, clr)
BEGIN
    IF (rst fpga = '0') THEN
       count reg <= (others => '0');
                  <= (others => '0');
       wreg
                   <= (others => '0');
        wreg2
       flag1
                   <= '0';
       conf reg <= (others => '0');
    ELSIF (clr = '0') THEN
       count_reg <= (others => '0');
                  <= (others => '0');
       wreg2
                   <= (others => '0');
       flag1 <= '0';
    ELSIF (stb = '1' AND stb'EVENT) THEN -- STROBE signal to latch the data_in
        IF (count_reg = "10010000") THEN -- count_reg = '144'
            count reg <= (others => '0');
            conf reg(71 DOWNTO 0) <= wreg(71 DOWNTO 0);</pre>
            flag1 <= '0';
       ELSIF (count reg = "01001000") THEN -- count reg = '72'
            count reg <= count reg + "00000001";</pre>
           wreg2 <= wreg;</pre>
```



```
flag1 <= '1';
        ELSE
           count reg <= count reg + "00000001";</pre>
            IF (flag1 = '0') THEN
                                    -- write-shift
               wreg(0) <= data in;</pre>
            wreg (71 DOWNTO 1) \leq wreg (70 DOWNTO 0);
            ELSE
                                       -- readback-shift
               wreg2(71 DOWNTO 1) <= wreg2(70 DOWNTO 0);</pre>
            END IF;
       END IF;
   END IF;
   END PROCESS;
    -- >>>>>> END PROC1
-- >>>>>> PROC2: comb logic and 3-states
PROCESS (oe fpga, bidir cpu, bidir hat, bidir exhat, conf reg)
BEGIN
    IF (oe fpga = '0') THEN
       bidir hat <= (others => 'Z');
       bidir exhat <= (others => 'Z');
       bidir cpu <= (others => 'Z');
    ELSE
   bidir_cpu(48) <= 'Z';
-- >>>>>>>>
                                       >>>>>>>>
-- >>>>>>>>
                 28x pins HAT >>>>>>>>
-- >>>>>>>
                                       >>>>>>>>
-- >>>>>>>>
       IF ( conf reg(0) = '1') THEN
           bidir hat(0) <= 'Z';</pre>
           bidir cpu(0) <= bidir hat(0);</pre>
```



```
ELSE
             bidir cpu(0) <= 'Z';
             bidir hat(0) <= bidir cpu(0);</pre>
        END IF;
-- >>>>>>>>
         IF ( conf reg(1) = '1') THEN
             bidir hat(1) <= 'Z';</pre>
             bidir cpu(1) <= bidir hat(1);</pre>
        ELSE
             bidir cpu(1) <= 'Z';</pre>
             bidir hat(1) <= bidir cpu(1);</pre>
        END IF;
-- >>>>>>>>>
         IF( conf reg(2) = '1') THEN
             bidir hat(2) <= 'Z';</pre>
            bidir cpu(2) <= bidir hat(2);</pre>
        ELSE
            bidir cpu(2) <= 'Z';
             bidir hat(2) <= bidir_cpu(2);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(3) = '1') THEN
             bidir hat(3) <= 'Z';</pre>
             bidir cpu(3) <= bidir hat(3);</pre>
        ELSE
            bidir cpu(3) <= 'Z';</pre>
             bidir hat(3) <= bidir cpu(3);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(4) = '1') THEN
            bidir hat(4) <= 'Z';</pre>
             bidir_cpu(4) <= bidir_hat(4);</pre>
        ELSE
             bidir cpu(4) <= 'Z';
             bidir hat(4) <= bidir cpu(4);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(5) = '1') THEN
             bidir hat(5) <= 'Z';</pre>
```



```
bidir cpu(5) <= bidir hat(5);</pre>
         ELSE
             bidir cpu(5) <= 'Z';
             bidir hat(5) <= bidir cpu(5);</pre>
-- >>>>>>>>
         IF ( conf reg(6) = '1') THEN
             bidir hat(6) <= 'Z';</pre>
            bidir cpu(6) <= bidir hat(6);</pre>
         ELSE
            bidir cpu(6) <= 'Z';
             bidir hat(6) <= bidir cpu(6);</pre>
        END IF;
-- >>>>>>>>
         IF(conf_reg(7) = '1') THEN
            bidir hat(7) <= 'Z';</pre>
             bidir cpu(7) <= bidir hat(7);</pre>
         ELSE
             bidir cpu(7) <= 'Z';</pre>
             bidir hat(7) <= bidir cpu(7);</pre>
        END IF;
-- >>>>>>>>
-- PIN 8 / PIN 9
-- >>>>>>>>
         IF ( conf reg(10) = '1') THEN
            bidir hat(8) <= 'Z';</pre>
             bidir_cpu(10) <= bidir_hat(8);</pre>
         ELSE
             bidir cpu(10) <= 'Z';
             bidir hat(8) <= bidir cpu(10);</pre>
        END IF;
-- >>>>>>>>>
         IF( conf reg(11) = '1') THEN
             bidir hat(9) <= 'Z';</pre>
             bidir_cpu(11) <= bidir_hat(9);</pre>
         ELSE
            bidir cpu(11) <= 'Z';
             bidir hat(9) <= bidir cpu(11);</pre>
         END IF;
```



```
-- >>>>>>>>>
        IF ( conf reg(12) = '1') THEN
            bidir hat(10) <= 'Z';
            bidir cpu(12) <= bidir hat(10);</pre>
        ELSE
            bidir cpu(12) <= 'Z';
            bidir hat(10) <= bidir cpu(12);</pre>
        END IF:
-- >>>>>>>>
        IF( conf reg(13) = '1') THEN
            bidir hat(11) <= 'Z';
            bidir cpu(13) <= bidir hat(11);</pre>
        ELSE
            bidir cpu(13) <= 'Z';
            bidir hat(11) <= bidir cpu(13);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(14) = '1') THEN
            bidir hat(12) <= 'Z';
            bidir cpu(14) <= bidir hat(12);</pre>
        ELSE
            bidir cpu(14) <= 'Z';
            bidir hat(12) <= bidir cpu(14);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(15) = '1') THEN
            bidir hat(13) <= 'Z';
            bidir cpu(15) <= bidir_hat(13);</pre>
        ELSE
            bidir cpu(15) <= 'Z';
            bidir hat(13) <= bidir_cpu(15);</pre>
        END IF;
-- >>>>>>>>>
        IF( conf reg(16) = '1') THEN
            bidir hat(14) <= 'Z';
            bidir cpu(16) <= bidir hat(14);</pre>
        ELSE
            bidir cpu(16) <= 'Z';
            bidir hat(14) <= bidir cpu(16);</pre>
```



```
END IF;
-- >>>>>>>>
        IF ( conf reg(17) = '1') THEN
            bidir hat(15) <= 'Z';
            bidir cpu(17) <= bidir hat(15);</pre>
        ELSE
            bidir cpu(17) <= 'Z';
            bidir hat(15) <= bidir cpu(17);</pre>
        END IF;
-- >>>>>>>
        IF ( conf reg(18) = '1') THEN
            bidir hat(16) <= 'Z';
            bidir cpu(18) <= bidir hat(16);</pre>
        ELSE
            bidir_cpu(18) <= 'Z';
            bidir hat(16) <= bidir cpu(18);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(19) = '1') THEN
            bidir hat(17) <= 'Z';
            bidir cpu(19) <= bidir hat(17);</pre>
        ELSE
            bidir cpu(19) <= 'Z';
            bidir hat(17) <= bidir cpu(19);</pre>
        END IF:
-- >>>>>>>>
        IF( conf reg(60)='1') THEN -- enable I2C0 / SCL
            bidir hat(18) <= 'Z';
            bidir cpu(20) <= 'Z';
        ELSIF( conf reg(20) = '1') THEN
            bidir hat(18) <= 'Z';
            bidir_cpu(20) <= bidir_hat(18);</pre>
        ELSE
            bidir cpu(20) <= 'Z';
            bidir hat(18) <= bidir cpu(20);</pre>
        END IF;
-- >>>>>>>>
        IF( conf reg(60)='1') THEN -- enable I2C0 / SDA
            bidir hat(19) <= 'Z';
```



```
bidir cpu(21) <= 'Z';
        ELSIF( conf reg(21) = '1') THEN
            bidir hat(19) <= 'Z';
            bidir cpu(21) <= bidir hat(19);</pre>
        ELSE
            bidir cpu(21) <= 'Z';
            bidir hat(19) <= bidir cpu(21);</pre>
        END IF:
-- >>>>>>>>>
        IF( conf_reg(61)='1') THEN -- enable I2C1 / SCL
            bidir hat(20) <= 'Z';
            bidir cpu(22) <= 'Z';
        ELSIF( conf reg(22) = '1') THEN
            bidir hat(20) <= 'Z';
            bidir_cpu(22) <= bidir_hat(20);</pre>
        ELSE
            bidir cpu(22) <= 'Z';
            bidir hat(20) <= bidir cpu(22);</pre>
        END IF;
-- >>>>>>>>
        IF( conf reg(61)='1') THEN -- enable I2C1 / SDA
            bidir hat(21) <= 'Z';
            bidir cpu(23) <= 'Z';
        ELSIF( conf reg(23) = '1') THEN
            bidir hat(21) <= 'Z';
            bidir_cpu(23) <= bidir_hat(21);</pre>
        ELSE
           bidir cpu(23) <= 'Z';
            bidir hat(21) <= bidir cpu(23);</pre>
        END IF:
-- >>>>>>>>
        IF(conf_reg(24) = '1') THEN
            bidir hat(22) <= 'Z';
            bidir cpu(24) <= bidir hat(22);</pre>
        ELSE
            bidir cpu(24) <= 'Z';
            bidir hat(22) <= bidir cpu(24);</pre>
        END IF;
-- >>>>>>>
```



```
IF ( conf reg(25) = '1') THEN
            bidir hat(23) <= 'Z';
            bidir cpu(25) <= bidir hat(23);</pre>
        ELSE
            bidir cpu(25) <= 'Z';
            bidir hat(23) <= bidir cpu(25);</pre>
        END IF;
-- >>>>>>>>
-- PIN 26 / PIN 37
-- >>>>>>>>
        IF ( conf reg(38) = '1') THEN
            bidir hat(24) <= 'Z';
            bidir cpu(38) <= bidir hat(24);
        ELSE
            bidir cpu(38) <= 'Z';
            bidir hat(24) <= bidir cpu(38);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(39) = '1') THEN
            bidir hat(25) <= 'Z';
            bidir cpu(39) <= bidir hat(25);</pre>
        ELSE
            bidir cpu(39) <= 'Z';
            bidir hat(25) <= bidir cpu(39);</pre>
        END IF;
-- >>>>>>>>>
        IF( conf reg(40) = '1') THEN
            bidir hat(26) <= 'Z';
            bidir cpu(40) <= bidir hat(26);</pre>
        ELSE
            bidir_cpu(40) <= 'Z';
            bidir hat(26) <= bidir cpu(40);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(41) = '1') THEN
            bidir hat(27) <= 'Z';
            bidir cpu(41) <= bidir hat(27);</pre>
        ELSE
```



```
bidir cpu(41) <= 'Z';
            bidir hat(27) <= bidir cpu(41);</pre>
        END IF;
-- >>>>>>>>
                                      >>>>>>>
-- >>>>>>>
                  20xpins EXHAT >>>>>>>>
-- >>>>>>>>
                                     >>>>>>
-- >>>>>>>>>
        IF ( conf reg(26) = '1') THEN
            bidir exhat(0) <= 'Z';</pre>
            bidir cpu(26) <= bidir exhat(0);</pre>
        ELSE
            bidir cpu(26) <= 'Z';
            bidir exhat(0) <= bidir cpu(26);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(27) = '1') THEN
            bidir exhat(1) <= 'Z';</pre>
            bidir cpu(27) <= bidir exhat(1);</pre>
        ELSE
            bidir cpu(27) <= 'Z';
            bidir exhat(1) <= bidir cpu(27);</pre>
        END IF;
-- >>>>>>>>>
        IF(conf reg(28) = '1') THEN
            bidir exhat(2) <= 'Z';</pre>
            bidir cpu(28) <= bidir exhat(2);</pre>
        ELSE
            bidir cpu(28) <= 'Z';
            bidir exhat(2) <= bidir cpu(28);</pre>
        END IF;
-- >>>>>>>>>
        IF ( conf reg(29) = '1') THEN
            bidir exhat(3) <= 'Z';</pre>
            bidir cpu(29) <= bidir exhat(3);</pre>
        ELSE
            bidir cpu(29) <= 'Z';
            bidir exhat(3) <= bidir cpu(29);</pre>
```



```
END IF;
-- >>>>>>>>
        IF ( conf reg(30) = '1') THEN
             bidir exhat(4) <= 'Z';</pre>
             bidir cpu(30) <= bidir exhat(4);</pre>
        ELSE
            bidir cpu(30) <= 'Z';
             bidir exhat(4) <= bidir cpu(30);</pre>
        END IF;
-- >>>>>>>>
         IF ( conf reg(31) = '1') THEN
             bidir exhat(5) <= 'Z';</pre>
             bidir cpu(31) <= bidir exhat(5);</pre>
        ELSE
             bidir_cpu(31) <= 'Z';
             bidir exhat(5) <= bidir cpu(31);</pre>
        END IF;
-- >>>>>>>>
         IF ( conf reg(32) = '1') THEN
             bidir exhat(6) <= 'Z';</pre>
            bidir cpu(32) <= bidir exhat(6);</pre>
        ELSE
            bidir cpu(32) <= 'Z';
             bidir exhat(6) <= bidir_cpu(32);</pre>
        END IF:
-- >>>>>>>>
        IF ( conf reg(33) = '1') THEN
             bidir exhat(7) <= 'Z';</pre>
             bidir cpu(33) <= bidir exhat(7);</pre>
        ELSE
            bidir cpu(33) <= 'Z';
             bidir_exhat(7) <= bidir_cpu(33);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(34) = '1') THEN
             bidir exhat(8) <= 'Z';</pre>
             bidir cpu(34) <= bidir exhat(8);</pre>
        ELSE
             bidir cpu(34) <= 'Z';
```



```
bidir exhat(8) <= bidir cpu(34);</pre>
        END IF;
-- >>>>>>>>
         IF ( conf reg(35) = '1') THEN
             bidir exhat(9) <= 'Z';</pre>
             bidir cpu(35) <= bidir exhat(9);</pre>
        ELSE
             bidir cpu(35) <= 'Z';
             bidir exhat(9) <= bidir cpu(35);</pre>
-- >>>>>>>>
         IF ( conf reg(36) = '1') THEN
             bidir exhat(10) <= 'Z';</pre>
             bidir cpu(36) <= bidir exhat(10);</pre>
        ELSE
            bidir cpu(36) <= 'Z';
             bidir exhat(10) <= bidir cpu(36);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(37) = '1') THEN
             bidir exhat(11) <= 'Z';</pre>
             bidir cpu(37) <= bidir exhat(11);</pre>
        ELSE
             bidir cpu(37) <= 'Z';
             bidir exhat(11) <= bidir cpu(37);</pre>
        END IF;
-- >>>>>>>>>
         IF ( conf reg(42) = '1') THEN
             bidir exhat(12) <= 'Z';</pre>
             bidir cpu(42) <= bidir exhat(12);</pre>
        ELSE
             bidir_cpu(42) <= 'Z';
             bidir exhat(12) <= bidir cpu(42);</pre>
        END IF;
-- >>>>>>>>
         IF ( conf reg(43) = '1') THEN
             bidir exhat(13) <= 'Z';</pre>
             bidir cpu(43) <= bidir exhat(13);</pre>
        ELSE
```



```
bidir cpu(43) <= 'Z';
             bidir exhat(13) <= bidir cpu(43);</pre>
        END IF;
-- >>>>>>>>
         IF( conf reg(44) = '1') THEN
             bidir exhat(14) <= 'Z';</pre>
             bidir cpu(44) <= bidir exhat(14);</pre>
        ELSE
             bidir cpu(44) <= 'Z';
             bidir exhat(14) <= bidir cpu(44);</pre>
        END IF:
-- >>>>>>>>>
        IF ( conf reg (45) = '1') THEN
             bidir exhat(15) <= 'Z';</pre>
             bidir cpu(45) <= bidir exhat(15);</pre>
        ELSE
            bidir cpu(45) <= 'Z';
             bidir exhat(15) <= bidir cpu(45);</pre>
        END IF;
-- >>>>>>>>
         IF ( conf reg (46) = '1') THEN
             bidir exhat(16) <= 'Z';</pre>
             bidir cpu(46) <= bidir exhat(16);</pre>
        ELSE
             bidir cpu(46) <= 'Z';
             bidir exhat(16) <= bidir cpu(46);</pre>
        END IF;
-- >>>>>>>>
         IF ( conf reg (47) = '1') THEN
             bidir exhat(17) <= 'Z';</pre>
             bidir cpu(47) <= bidir exhat(17);</pre>
        ELSE
            bidir cpu(47) <= 'Z';
             bidir exhat(17) <= bidir cpu(47);</pre>
        END IF;
-- >>>>>>>>
        IF ( conf reg(8) = '1') THEN
             bidir exhat(18) <= 'Z';</pre>
             bidir_cpu(8) <= bidir exhat(18);</pre>
```



```
ELSE
            bidir cpu(8) <= 'Z';
            bidir exhat(18) <= bidir cpu(8);</pre>
        END IF;
-- >>>>>>>
        IF ( conf reg(9) = '1') THEN
            bidir exhat(19) <= 'Z';</pre>
            bidir cpu(9) <= bidir exhat(19);</pre>
        ELSE
            bidir_cpu(9) <= 'Z';</pre>
            bidir exhat(19) <= bidir cpu(9);</pre>
        END IF;
-- >>>>>>>>
    END IF;
    END PROCESS;
    -- >>>>>> END PRO
```

END up2max\_a;