

# 1 TECHNOLOGY INC. All DOGY INC. All DOGY INC. All DOGY INC.

Document Number: 566724-1.7



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting: http://www.intel.com/design/literature.htm

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at http://www.intel.com/ or from the OEM or retailer.

No computer system can be absolutely secure.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

The Bluetooth® word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. and any use of such marks by [licensee name] is under license.

\*Other names and brands may be claimed as the property of others.

Copyright© 2019, Intel Corporation. All rights reserved.

IOTG Apollo Lake Platform Juniper Hill Customer Reference Board (CRB) User Guide



# **Contents**

1.0		Introduction	7
	1.1	Terminology	7
	1.2	Reference Documents/Links	
	1.3	Board and Boot Kit Package List	<b></b> 9
	1.4	Feature Set	10
	1.5	Block Diagram	12
	1.6	Add-In Cards/Peripherals	13
2.0		Add-In Cards/Peripherals	14
	2.1	CRB Lavout	14
	2.2	CRB Back Panel Layout	17
	2.3	Platform LEDs	18
	2.4	Buttons	18
	2.5	Buttons	18
2.0		Outlak Shawk	20
3.0		Boot Ingredients	20
	3.1		
	3.2	Programming BIOS SPI	20
	3.3	Powering Up the CRB	22
	3.4		
4.0		Yocto Project* BSP	23
5.0		Interface Implementation	24
	5.1	Interface Port Mapping	24
6.0		Optional Rework	27
	6.1	Rework to enable HD audio	27
		6.1.1 Applicability	27
		6.1.2 Required Components	
		6.1.3 Rework Steps	27
	6.2	Rework to enable SPI boot	29
	40	6.2.1 Applicability	29
ali	27	6.2.2 Required Components	
0		6.2.3 Rework Steps	
3/10	6.3	Rework to enable/disable power button push to wake from G3 to S0	30
		irq 6.3.2 Required Components	30
		6.3.3 Rework Steps	
	6.4	Optional Rework	
		6.4.1 Rework to Remove I2C5, I2C6, and I2C7 Pull-up Resistors	



		6.4.1.1	Description			31
		6.4.1.2	Impact of No	t Implementing the	e Rework	31
	6.4.2	Applicab	oility			31
	6.4.3	Required	d Components			31
	6.4.4	Rework	Steps			31
		6.4.4.1	I2C5 Rework	Instruction (Route	d to the J6C2	Header)32
		6.4.4.2	I2C6 Rework	Instruction (Route	d to the J6C2	Header)32
		6.4.4.3		Instruction (Route		
				)		
6.5	Option	al S0ix an	nd S3 Rework			33
	6.5.1	Impact of	of Not Impleme	nting the Rework		33
	6.5.2	Descript	ion			33
	6.5.3	Applicab	):  ty			33
	6.5.4	Required	d Components			34
	6.5.5	Rework	Steps			34
6.6	Rework	k to Enabl	le SPI dTPM		<u> </u>	36
	6.6.1	Applicab	oility			36
	6.6.2	Hardwar	re Rework			36
		6.6.2.1	TPM Chip Sele	ect Number (CS#)	Rework	36
		6.6.2.2	TPM IRQ Rew	ork		36
				or Pin 15 Rework		
	6.6.3			TPM Location		
	6.6.4					
	6.6.5			dTPM		
Appendix A	Heade	r List	<b>7</b> 2,			30
пропан			46164VD.			
			16			
			6			
<b>Figures</b>		7	4			
			•			
Figure 1.	CRB BI					12
Figure 2.						
Figure 3.						
Figure 4.						
Figure 5.	* / F					
Figure 6.	/					
Figure 7.		•				
Figure 8.	•	•				
Figure 9.						
Figure 10.						
Figure 11.	R3C2 Rework Instruction3					
Figure 12.	BAT54A Rework Instruction35					
Figure 13.	Discrete TPM Location from FIT					
Figure 14.	Properties of TPM 2.0 shows SPI dTPM works fine38 Headers on the CRB39					
Figure 13.	Header	rs on the	CKR			39

IOTG Apollo Lake Platform Juniper Hill Customer Reference Board (CRB) User Guide

Document Number: 566724-1.7



# **Tables**

Table 1.	Terminology	7
Table 2.	Reference Documents	
Table 3.	CRB, Boot Kit: Package List	
Table 4.	CRB Feature List	
Table 5.	AIC/Peripheral	
Table 6.	Legend — CRB Top Layer View	15
Table 7.	Legend — CRB Bottom Layer View	16
Table 8.	Legend — CRB Back Panel Layout	17
Table 9.	Legend — CRB Back Panel Layout	18
Table 10.	List of Buttons	18
Table 11.	List of Jumpers and Default Settings	18
Table 12.	Port Mapping 1	24
Table 13.	Port Mapping 2	25
lable 14.	Port Mapping 3	26
Table 15.	Rework for FDI host Enablement: Component required	27
Table 15.	Rework for SPI boot Enablement: Component required	29
Table 17.	Rework for SPI boot Enablement: Component required	
Table 10.	Ontional Soliv and S3 Pework: Components Pequired	30
Table 19.	CRB Headers Legend	34 40
	Legend — CRB Back Panel Layout	
Richaldh		



# **Revision History**

Date	Revision	Description
July 2019	1.7	- Updated Chapter 6 - Rework to Enable SPI dTPM
April 2019 1.6 - Updated Chapter 6 - Optional Rework		- Updated Chapter 6 - Optional Rework
June 2016	1.5	<ul> <li>- Added note on HDMI dongle support</li> <li>- Added HDMI cable in the boot kit list</li> <li>- Added note to mention use the supplied HDMI cable</li> <li>- Added Chapter 6 Optional Rework</li> <li>- Updated Table 11 to add in J6C1</li> <li>- Indicated an alternate SPI part in section 3.2</li> </ul>
March 2016	1.0	Initial release.
naidmin aak	on comita	Initial release.



# 1.0 Introduction

This user guide describes the typical hardware setup procedures, features and use of the Apollo Lake Juniper Hill Customer Reference Board (CRB) platform. The CRB is a dual channel DDR3L ECC SODIMM platform.

Note: In this document, the term CRB is synonymous with Apollo Lake Juniper Hill CRB.

Note: It is important to read this document in its entirety before powering on the board.

The Quick Start section provides quick-start procedures. It is recommended that you have both the schematic and CRB present when using this document.

**Note:** The references in this document correlate to the reference designators and board properties of the Apollo Lake Juniper Hill CRB.

**Note:** All diagrams displayed in this document are for illustration purposes only. The board you received may look different from the one shown in this document.

**Note:** MIPI CSI camera AIC is supported in the DSS and transportation solutions segments only.

# 1.1 Terminology

The following terms are used in this document.

### Table 1. Terminology

Term	Definition
AIC	Add-In Card
BSP	Board Support Package
CMOS	Complementary Metal-Oxide Semiconductor (transistor type)
CRB	Customer Reference Board
DSS	Digital Security Surveillance
ECC	Error Correcting Code
eDP	Embedded DisplayPort*
eMMC*	Embedded MultiMediaCard
GPIO	General Purpose Input Output

July 2019

Document Number: 566724-1.7

Intel Confidential

7



Term	Definition
HD	High Definition
HDMI*	High-Definition Multimedia Interface
HSUART	High-Speed Universal Asynchronous Receiver/Transmitter
I2C*	Inter-Integrated Circuit
I2S	Inter-IC Sound
IC	Integrated Circuit
IPU	Image Processing Unit
IOTG	Intel Internet of Things Group
JTAG	Joint Test Action Group (developer of IEEE Standard 1149.1-1990)
LED	Light Emitting Diode
LPC	Low Pin Count
Mini-ITX	Mini Information Technology eXtended
MIPI* CSI	MIPI* Camera Interface Specification
MSDK	Media Software Development Kit
РСВ	Printed Circuit Board
PCle*	Peripheral Component Interconnect Express
PMIC 6	Power Management Integrated Circuit
RTC XX	Real Time Clock
SATA	Serial Advanced Technology Attachment
SATA HDD	SATA Hard Disk Drive
SDIO	Secure Digital Input Output
SMBus	System Management Bus
SoC	System on Chip
SODIMM	Small Outline Dual In-line Memory Module
SPI	Serial Peripheral Interface
SSD	Solid State Drive
SVID	Serial Voltage Identification

**Intel Confidential** 



Term	Definition
TPM	Trusted Platform Module
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
dTPM	Discrete Trusted Platform Module
SPI	Serial Peripheral Interface
IRQ	Interrupt Request
PTT	Platform Trust Technology
CSE	Converged Security Engine
XML	eXtensible Markup Language
FIT	Intel® Flash Image Tool

# 1.2 Reference Documents/Links

The following table lists the associated reference documents.

### **Table 2. Reference Documents**

Document	Document No./Location
IOTG Apollo Lake Platform Juniper Hill CRB (DDR3L-ECC) - Board File	562547
IOTG Apollo Lake Platform Juniper Hill CRB (DDR3L-ECC) - Schematics	562548
Best Known Configuration BKC of Windows OS for IOTG Apollo Lake	564423
North Star Sensor AIC Kit - Schematics	559570
North Star Sensor AIC Kit - Board File	559571
North Star Sensor AIC Kit - User Guide	559483

To report board issues, go to <a href="http://goto/CRMprod">http://goto/CRMprod</a>

# **Board and Boot Kit Package List**

The Board and Boot Kit Package contains the following:

- Juniper Hill CRB
- Boot kits

IOTG Apollo Lake Platform Juniper Hill Customer Reference Board (CRB) User Guide



The following table provides details on the contents of the package list.

Table 3. CRB, Boot Kit: Package List

BIL	Intel PN/Model #	Description	Qty	Photo
1	H72225-2xx	Juniper Hill CRB	1	
2	H97855-001/ KVR16LSE11/4	4G DDR3L ECC SODIMM	1	
3	FSP084-DIBAN2/ H98082-001 WS-001+002/ H36593-001	Power adapter and power cord	1	
4	G51041-001/ 4808K-ND	Board standoff	4	
5	726260-001/ 4C25PPMZB	Board standoff screw	4	•
6	GL39-00121A	HDMI cable	1	O

# 1.4 Feature Set

The following table describes the CRB features.

### Table 4. CRB Feature List

Feature	Description
Form Factor	Mini-ITX
PCB Stackup	6 layers, Type-3 board
SoC Mounting Type	Soldered down
Supported SoC	Apollo Lake-I

July 2019

Intel Confidential Document Number: 566724-1.7



Feature	Description
Power Delivery	IDT* P9180 PMIC
Memory	Supports 2x DDR3L ECC SODIMMs up to a total of 8 GB, 1867 MT/s
Display <sup>1</sup>	1x HDMI*, 1x DisplayPort* and 1x eDP
USB 2.0/3.0	2x USB 3.0/2.0 ports, 1x USB 3.0/2.0 dual role connector, 3x USB 2.0 front-panel header
SATA	1x SATA with cable connect; 1x SATA using an M.2 Key B card
Ethernet	On-board Intel® Ethernet Controller I210 port (RJ45) - x1 PCIe*
SDIO	MicroSD* card slot
eMMC*	On-board 64 GB eMMC device
Audio	Intel® High Definition Audio (Intel® HD Audio) 5.1 audio codec
MIPI* CSI	Camera support through AIC (supported in the DSS and transportation solutions segments only)
PCIe*	x4 open-end PCIe card slot with x2 PCIe lanes; PCIe x1 lane (muxed on USB 3.0 lanes) connected to an M.2 connector
Fast SPI	SPI flash device with in-circuit programming capability
I2C*	8x I2C
LPC	LPC signals connected to a 20-pin header
Debug	UTAG on Lauterbach*, POST codes on LPC TPM, console UART USB interface
125	6x I2S can be supported through AIC
External Power Supply	A 90W DC brick can be used with input voltage of 12V


**Note:** 1. DP++ mode (DP to HDMI dongle) is supported on Juniper Hill Fab B. CRBs earlier than this version will not support DP++ mode.



# 1.5 Block Diagram

The following figure shows the CRB block diagram.

Figure 1. CRB Block Diagram



Document Number: 566724-1.7



# 1.6 Add-In Cards/Peripherals

The AICs/peripherals in this table are not supplied in the boot kit. You can order the parts through the reference links.

### Table 5. AIC/Peripheral

AIC/Peripheral	Description	Reference Link
Mondello* ADV748X Evaluation Kit	Integrated video decoder	http://datasheet.octopart.com/EVAL -ADV748XEBZ-Analog-Devices- datasheet-27841383.pdf
PCIe* Wi-Fi* and USB Bluetooth® (M.2 Module)	M.2 Wi-Fi/Bluetooth module	http://www.amazon.com/s/ref=nb sb noss?url=search- alias%3Daps&field-keywords=AW- CE123H+
Samsung* SM951 AHCI 128GB QS	PCIe SSD module	http://www.newegg.com/Product/ProductList.aspx?Submit=ENE&DEPA=0&Order=BESTMATCH&Description=Samsung+SM951&N=-1&isNodeId=15
Samsung* SM951 AHCI 512GB QS assembly	PCIe SSD module	http://www.harddrivesplus.com/product/2185699/
Samsung SM951 NVMe 128GB QS	PCIe SSD module	http://www.newegg.com/Product/ProductList.aspx?Submit=ENE&DEPA=0&Order=BESTMATCH&Description=Samsung+SM951&N=-1&isNodeId=1
Samsung* SM951 NVMe 512GB QS	PCIe SSD module	http://www.harddrivesplus.com/product/2185699/
Micro SATA Cables PLP4F-P4F-10IN	SATA cable	<u>TBD</u>
Digi-Key* SATA + power cable AE10084- ND	SATA + power cable	http://www.digikey.com/product-detail/en/assmann-wsw-components/AK-SATA-SP-050/AE10084-ND/951594

July 2019User GuideDocument Number: 566724-1.7Intel Confidential13




# 2.0 Reference Layout

This section describes the CRB layout.

# 2.1 CRB Layout

Figure 2 shows the CRB top layer view (without the heat sink). Table 6 describes the CRB top layer components.

Figure 2. CRB Top Layer View



July 2019 Document Number: 566724-1.7

**Intel Confidential** 



Table 6. Legend — CRB Top Layer View

Part/Component	Location/Jumper
Power jack	J1A1
DisplayPort*	J2A2
eDP	J1B1
HDMI*	J2A1
USB 3.0/RJ45 combo jack	J4A2
USB 3.0 dual role connector	J4A1
Intel® HD Audio 5.1 audio jack	J5A1
PCIe* x4 connector	J6B1
LPC header	J6E1
JTAG (Lauterbach*) connector	J4C1
Reset button	S5F1
Power button	S5F2
Front-panel header	J6E4
Micro USB port	J6F2
DDR3L ECC SODIMM-CH 1	J1E1
DDR3L ECC SODIMM-CH 0	J3F1
Apollo Lake-I SoC	U3D1
Fan header	J6E3
LPSS SAMTEC* headers (I2C*/UART/PWM/GPIO)	J6C2/J6B2/J6C1
Micro SIM connector	J6A1
SATA power connector	J3A1
SATA connector	J3B1
SPI Dediprog* header	J5D1
Coin cell battery	BT4E1
MicroSD* card connector	J6E2
SO LED	DS2C1
S5 LED	DS6B1

IOTG Apollo Lake Platform Juniper Hill Customer Reference Board (CRB) User Guide

July 2019User GuideDocument Number: 566724-1.7Intel Confidential15



Part/Component	Location/Jumper
PWROK LED	DS6B2
NFC connector	J5C1

Figure 3 shows the CRB bottom layer view. Table 7 describes the CRB bottom layer components.

Figure 3. CRB Bottom Layer View



Part/Component	Location/Jumper
Camera AIC connector (MCSI connector) (supported in the DSS and transportation solutions segments only)	J3M1, J3M2



IOTG Apollo Lake Platform

Part/Component	Location/Jumper
M.2 3G/SIM/SATA connector	J2M1
M.2 Wi-Fi*/Bluetooth® connector	J2P1
MDSI connector	J6M1, J6M2
eMMC*	U2T1
AVS audio header	J2T1

# 2.2 CRB Back Panel Layout

Figure 4 shows the CRB back panel layout. Table 8 describes the CRB back panel components.

Figure 4. CRB Back Panel Layout




Table 8. Legend — CRB Back Panel Layout

Part/Component	Location/Jumper
USB 3.0/RJ45 combo jack	J4A2
HDMI*	J2A1
DisplayPort*	J2A2
Power jack	J1A1
USB 3.0 dual role connector	J4A1
Intel® HD Audio 5.1 audio jack	J5A1



### **Platform LEDs** 2.3

Table 9 lists the platform LEDs.

Table 9. List of Platform LEDs

REF DES	Purpose
DS6B1	S5 indicator
DS2C1	S0 indicator
DS6B2	PWROK indicator
D5L1	S0ix indicator

### 2.4 **Buttons**

**Table 10. List of Buttons** 

D5L1	S0ix indicator
Buttons	KON TO THE STATE OF THE STATE O
Table 10 lists the buttons.	7
List of Buttons	
REF DES	Purpose
S5F2	Power
S5F1	Reset

### **Jumper Settings** 2.5

Table 11 lists the jumpers and default settings.

**Table 11. List of Jumpers and Default Settings** 

	REF DES	Function	Default Setting	Remark
2	J6B2	Enable SPI Boot	5-7	For SPI boot: place the jumper on pin 5-7 to disable eMMC* as the boot device.
	J6C1	Enable SPI boot	10-12	Place the jumper on pin 10-12 to enable SPI boot. (Refer section 6.2 for the preferred way to strap GPIO_111 to low through a pull down resistor).
	J4E2	Clear CMOS	1-x (normal operation)	Set to 1-2 to clear CMOS.

**Intel Confidential** 

July 2019 Document Number: 566724-1.7



REF DES Function Default Setting Remark  J4E1 RTC test 1-x (normal operation) Set to 1-2 to emulate low RTC battery voltage.  §	REF DES Function Default Setting Remark  J4E1 RTC test 1-x (normal operation) Set to 1-2 to emulate low RTC battery voltage.  §	J4E1 RTC test 1-x (normal operation) Set to 1-2 to emulate low RTC battery voltage.  §				
J4E1 RTC test 1-x (normal operation) Set to 1-2 to emulate low RTC battery voltage.  §	J4E1 RTC test 1-x (normal operation) Set to 1-2 to emulate low RTC battery voltage.  §	J4E1 RTC test 1-x (normal operation) Set to 1-2 to emulate low RTC battery voltage.  §	REF DES	Function	Default Setting	Remark
\$ AND SON THE CHINOLOGY INTO	\$ AREONTECHNOLOGY INTO	\$ AREONITECTION OF THE STANDING TIME TO A TO STANDING	J4E1	RTC test	1-x (normal operation)	Set to 1-2 to emulate low RTC battery voltage.
AND SON AND SO	ETGANIS, CHIDA 9698; RAILON	Reon com in 616A15; ONDA10698; ANEON			8	I LECHHOLOGY IMP
	GTGAND', CMD'	Beon. com. two Today 15. cmp			2,0608	AREON
eichardhul aaeon.com in e	oichaidhli@aio					
Richard Will age on comitive	Richaldhin agas					

IOTG Apollo Lake Platform Juniper Hill Customer Reference Board (CRB) User Guide



# 3.0 Quick Start

This chapter provides the quick-start steps.

### 3.1 Boot Ingredients

The boot ingredients are as follows:

- DDR3L ECC SODIMM (part of the boot kit).
- Power adapter (AC brick, part of the boot kit).
- Keyboard and mouse (USB based, not supplied by Intel).
- SATA hard drive (not supplied by Intel), cable (not supplied by Intel).
- BIOS image (pre-programmed on the SPI NOR chip).
- Dediprog\* SF600 with adapter to flash images (not supplied by Intel).
- External display (i.e., HDMI\*/DisplayPort\*/eDP, not supplied by Intel), HDMI cable (part of the boot kit).

# 3.2 Programming BIOS SPI

The Dediprog SF600 programmer can be used to program the SPI flash device.


- 1. Install the latest Dediprog software from the Dediprog website (http://www.dediprog.com) onto your host system.
- 2. Connect the USB cable of the Dediprog programmer to the system on which you have installed the software.
- 3. Connect the FRC cable to the SPI Dediprog header on the CRB at J5D1.

July 2019


Intel Confidential Document Number: 566724-1.7



4. Set the Vcc option to 1.8V prior to auto detect. This makes the programmer's pin header output 1.8V.



5. When prompted for the SPI part selection, choose N25Q128A11.



Note: Alternate SPI part (W25Q128FW) may be used in different batch of CRB.

- 6. Remove all power supply to the board.
- 7. Flash the .bin image that corresponds to SPI-0 and verify the image.
- 8. Manually close the Dediprog software. The settings are saved.
- 9. Remove the Dediprog connector.

July 2019User GuideDocument Number: 566724-1.7Intel Confidential21



Note: No jumper setting is required for SPI programming.

### 3.3 Powering Up the CRB

- 1. Plug in DDR3L ECC SODIMM (supplied in the boot kit) to the CH0 SODIMM connector (J3F1).
- 2. Connect the DisplayPort, HDMI or eDP panel for output display. HDMI (J2A1) is enabled on DDIO, DisplayPort (J2A2) is enabled on DDI1, and eDP (J1B1) is enabled on eDP lanes.

**Note:** Connect the external graphics option to the PCIe x4 connector (J6B1) in case external graphics is desired.

Note: Use the HDMI cable supplied by Intel in case HDMI display is being used.

- 3. Connect the SATA HDD with OS installed to SATA connector J3B1 and SATA power connector J3A1 through the SATA cable.
- 4. Connect the USB mouse and keyboard to J4A2.
- 5. Connect the power adapter (AC brick) to power jack J1A1.
- 6. Press the power button at S5F2.
- 7. Observe the S0 status LED (DS2C1), S5 status LED (DS6B1), and PWROK LED (DS6B2). Verify that these LEDs light up in green.
- 8. As the system boots, press F2 to enter the BIOS setup screen.
- 9. Check the time, date, and configuration settings. The default settings should be sufficient for most users.
- 10. Exit the BIOS setup.

The system boots up and is ready for use.

# 3.4 Powering Down the CRB

- 1. Shut down the OS.
- 2. Turn off and remove the AC brick power adapter.

**Note:** Intel does not recommend powering down the board by simply shutting off power at the AC brick power adapter, unplugging the power adapter from the CRB's power jack, or holding down the power button.

§

July 2019 Document Number: 566724-1.7

**Intel Confidential** 



### 4.0 Yocto Project\* BSP

For further information, refer to the Intel Atom® Processor E900 series, Intel® Celeron®

IOTG Apollo Lake Platform Juniper Hill Customer Reference Board (CRB) User Guide

July 2019 Document Number: 566724-1.7 Intel Confidential 23



# 5.0 Interface Implementation

This section provides information about the interface implementation.

# 5.1 Interface Port Mapping

The following tables provide detailed port mapping information.

Table 12. Port Mapping 1

Target Device	Interface	CRB Port Mapping	Remark
Memory	DDR3L ECC - CH 0 DDR3L ECC - CH 1	2-ECC SODIMM Inline Vertical connectors	
Display	DDIO  DDI1 eDP  MDSI_A  MDSI_C	DDIO - HDMI* (Active Level Shifter) DDI1 - DisplayPort* eDP - eDP MDSI_A – MIPI* DSI MDSI_C - MIPI DSI	
Camera	MIPI_CSI(D-PHY 1.1) MIPI_CSI2(D-PHY 1.2) Camera_GPIO	Add-in card connector	Connect to camera AIC (supported in the DSS and transportation solutions segments only)
Debug	UART - uUSB COM Port	UART2	
Debug	Primary JTAG	60-pin Lauterbach* header supported	
Storage	eMMC*	еММС	On-board eMMC
Storage	SDIO	M.2 Wi-Fi*/ Bluetooth®	
Storage	SD card	MicroSD* Card	
Storage	SATA - Port0 SATA - Port1	Port0 - Cable Connect Port1 - M.2	
Fast SPI	Fast SPI CS#0	Fast SPI CS#0 - Boot device (flash)	

July 2019

Intel Confidential Document Number: 566724-1.7



Table 13. Port Mapping 2

PCIe Lane0	Toward Double	Interior and	CDD David Marcollon	Davi I
Audio   PCIe Lane1	Target Device	Interface	CRB Port Mapping	Remark
PCIe Lane1		PCIe Lane0		connected to the same
PCIe Lane2   P2 - LAN     PCIe Lane4   P4 - M.2 3G     PCIe Lane5   P5 - M.2 Wi-Fi*     Bluetooth*   Default     I2S1   I2S0 - M.2 3G/SIM   Default     I2S2   I2S2 - AVS header     I2S3   I2S2 - M.2 Wi-Fi/ Bluetooth   Default     I2S4   I2S4 - AVS header     I2S5 - Muxed with ISH_GPIO   I2S5 - ISH_GPIO   Default     I2S6 - Muxed with ISH_GPIO and Intel* HD Audio   Default     I2S6 - Muxed with ISH_GPIO and Intel* HD Audio   USB3.0-Port0   USB3.0 P0 - Dual role   USB3.0-Port1   USB3.0 P1 - Back panel   USB3.0-Port4   USB3.0 P4 - Back panel   USB3.0-Port0   USB2.0 P0 - Dual role   USB2.0-Port0   USB2.0 P0 - Dual role   USB2.0-Port0   USB2.0 P1 - Back panel   USB2.0-Port1   USB2.0 P2 - M.2 Key B   USB2.0-Port3   USB2.0 P2 - M.2 Key B   USB2.0-Port4   USB2.0 P4 - Back panel   USB2.0-Port5   USB2.0 P5 - USB header   USB2.0-Port6   USB2.0 P6 - USB header   USB2.0-Port7   USB2.0 P7 - USB header   USB2.0-Port7   USB2.0 P7 - USB header   USB2.0-Port7   USB2.0 P7 - USB header   USB2.0-Port8   USB2.0 P7 - USB header   USB2.0-Port7   USB2.0 P7 - USB header   USB2.0-Port8   USB2.0 P7 - USB header   USB2.0-Port7   USB2.0 P7 - USB header   USB2.0-Port7   USB2.0-Port - USB header   USB2.0-Port7   USB2.0-Port - USB2.0-Port9   USB2.		PCle Lane1		single x4 slot.
PCle Lane5	PCle*	PCIe Lane2	P2 - LAN	
Bluetooth®		PCle Lane4	P4 - M.2 3G	
Audio		PCIe Lane5		CHIE
Audio		I2S1	I2S0 - M.2 3G/SIM	Default
Bluetooth     12S4		12S2	I2S2 - AVS header	
Audio    12S5 - Muxed with ISH_GPIO   12S5 - ISH_GPIO   12S6 - Muxed with ISH_GPIO and Intel® HD Audio   12S6 - Intel® HD		12S3		Default
I2S5 - Muxed with ISH_GPIO   I2S6 - ISH_GPIO   Default	Audio	1254	I2S4 - AVS header	
With ISH_GPIO and Intel® HD Audio	Addio		I2S5 - ISH_GPIO	Default
USB3.0-Port1 USB3.0-Port4 USB3.0 P1 - Back panel USB3.0-Port4 USB3.0 P4 - Back panel USB2.0-Port0 USB2.0-Port0 USB2.0-Port1 USB2.0 P1 - Back panel USB2.0-Port1 USB2.0 P1 - Back panel USB2.0 P1 - Back panel USB2.0 P2 - M.2 Key B USB2.0-Port2 USB2.0 P2 - M.2 Key B USB2.0-Port3 USB2.0 P3 - M.2 Key E USB2.0-Port4 USB2.0 P4 - Back panel USB2.0-Port5 USB2.0 P5 - USB header USB2.0-Port6 USB2.0 P6 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port8 USB2.0-Port9 USB2.0-P		with ISH_GPIO and Intel® HD	I2S6 - Intel® HD Audio	Default
USB3.0-Port4 USB3.0 P4 - Back panel J4A2  USB2.0-Port0 USB2.0 P0 - Dual role USB2.0-Port1 USB2.0 P1 - Back panel J4A2  USB2.0-Port2 USB2.0 P2 - M.2 Key B USB2.0-Port3 USB2.0 P3 - M.2 Key E USB2.0-Port4 USB2.0 P4 - Back panel J4A2  USB2.0-Port5 USB2.0 P5 - USB header USB2.0-Port6 USB2.0 P6 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port8 USB2.0 P7 - USB header USB2.0-Port9 USB2.0 P7 - USB header		USB3.0-Port0	USB3.0 P0 - Dual role	
USB2.0-Port0 USB2.0-Port1 USB2.0 P0 - Dual role USB2.0-Port1 USB2.0 P1 - Back panel USB2.0-Port2 USB2.0 P2 - M.2 Key B USB2.0-Port3 USB2.0 P3 - M.2 Key E USB2.0-Port4 USB2.0 P4 - Back panel USB2.0-Port5 USB2.0 P5 - USB header USB2.0-Port6 USB2.0 P6 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port8 USB2.0 P7 - USB header USB2.0-Port9 USB2.0-Por			USB3.0 P1 - Back panel	J4A2
USB2.0-Port1 USB2.0-Port2 USB2.0-Port2 USB2.0-Port3 USB2.0-Port3 USB2.0-Port4 USB2.0-Port4 USB2.0-Port5 USB2.0-Port5 USB2.0-Port6 USB2.0-Port6 USB2.0-Port7 USB2.0-Port7 USB2.0-Port7 USB2.0-Port7 USB2.0-Port0 External probing/implementation		USB3.0-Port4	USB3.0 P4 - Back panel	J4A2
USB Interface USB 2.0-Port 2 USB 2.0-Port 3 USB 2.0 P2 - M.2 Key B USB 2.0 Port 3 USB 2.0 P3 - M.2 Key E USB 2.0 Port 4 USB 2.0 P4 - Back panel USB 2.0 P5 - USB header USB 2.0 P6 - USB header USB 2.0 P7 - USB header USB 2.0 P6 - USB header USB 2.0 P7 - USB header USB 2.0 P6 - USB header USB 2.0 P7 - USB header USB 2.0 P6 - USB header USB 2.0 P7 - USB header USB 2.0 P6 - USB header		USB2.0-Port0	USB2.0 P0 - Dual role	
USB2.0-Port3 USB2.0-Port4 USB2.0-Port4 USB2.0-Port5 USB2.0-Port6 USB2.0-Port6 USB2.0-Port7 USB2.0 P5 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0-Port8 USB2.0 P7 - USB header USB2.0-Port9 USB2.0-Port9 USB2.0-Port9 USB2.0-Port9 USB2.0 P7 - USB header USB2.0-Port9 USB2.0-Port9 USB2.0-Port9 USB2.0 P6 - USB header USB2.0-Port9 USB2.0 P6 - USB header USB2.0 P7 - USB header USB2.0-Port9 USB2.0-Port9 USB2.0 P6 - USB header USB2.0-Port9 USB2.0 P7 - USB header USB2.0-Port9 USB2.0 P7 - USB header USB2.0-Port9 USB2.0 P7 - USB header USB2.0-Port9 USB2.0 P6 - USB header USB2.0 P6 - US	_	USB2.0-Port1	USB2.0 P1 - Back panel	J4A2
USB2.0-Port4 USB2.0-Port5 USB2.0-Port5 USB2.0-Port6 USB2.0-Port7 USB2.0 P5 - USB header USB2.0 P6 - USB header USB2.0-Port7 USB2.0 P7 - USB header USB2.0 P6 - USB2.0 P6	USB Interface	USB2.0-Port2	•	
USB2.0-Port5 USB2.0-Port6 USB2.0-Port6 USB2.0-Port7 USB2.0 P5 - USB header USB2.0 P6 - USB header USB2.0-Port7 USB2.0 P7 - USB header  USB2.0 P5 - USB header  USB2.0 P5 - USB header  USB2.0 P6 - USB header  USB2.0 P7 - USB header  USB2.0 P6 - USB header  USB2.0 P7 - USB header  USB2.0 P6 - USB	×		•	
USB2.0-Port6 USB2.0-Port7 USB2.0 P6 - USB header USB2.0 P7 - USB header  USB2.0 P7 - USB header  USB2.0 P7 - USB header  Optional to connect to external LPC card for Port 80 display  UARTO  UARTO  Micro USB port  USB as debug port through micro USB  External probing/implementation			USB2.0 P4 - Back panel	J4A2
USB2.0-Port7  USB2.0 P7 - USB header  CPC Interface  LPC	CO.	USB2.0-Port5	USB2.0 P5 - USB header	
LPC Interface  LPC LPC add-in card  Optional to connect to external LPC card for Port 80 display  UARTO  Micro USB port  USe as debug port through micro USB  External probing/implementation	·0.			
LPC Interface  LPC  LPC add-in card  external LPC card for Port 80 display  UARTO  Micro USB port  Use as debug port through micro USB  LPSS UART Interface  UART1  LPSS header  LPSS header  LART2	00.	USB2.0-Port7	USB2.0 P7 - USB header	
LPSS UART Interface UART1 LPSS header External probing/implementation	LPC Interface	LPC	LPC add-in card	external LPC card for Port
LPSS UART Interface UART1 LPSS header External probing/implementation		UARTO	Micro USB port	Use as debug port through
IIADT2		UART1	LPSS header	External
		UART2	M.2 Bluetooth/Wi-Fi	

July 2019
Document Number: 566724-1.7 Intel Confidential



### Table 14. Port Mapping 3

Target Device	Interface	CRB Port Mapping	Remark
SVID	SVID	PMIC	
	12C0	I2CO - Camera AIC	MIPI CSI 1
	I2C1	I2C1 - NFC	
	12C2	I2C2 - Camera AIC	MIPI CSI 1
	12C3	12C3 - AVS	Audio AIC
	I2C4	I2C4 - Camera AIC	MIPI CSI 2
I2C*	I2C5	I2C5 - LPSS header (1.8V) - I210, LPSS header (3.3V)	With 3.3V level shifter
	12C6	I2C6 - LPSS header (1.8V) - M.2 Wi-Fi*/Bluetooth*, LPSS header (3.3V)	With 3.3V level shifter
	12C7	I2C7 - Camera AIC (1.8V) - M.2 3G/SIM (3.3V)	With 3.3V level shifter
LPSS SPI	SIO_SPI0 SIO_SPI1 SIO_SPI2	LPSS header	External probing/implementation
PWM	PWM0 PWM1 PWM2 PWM3	LPSS header	External probing/implementation

§

**Intel Confidential** 

July 2019

Document Number: 566724-1.7



# 6.0 Optional Rework

This section provides information and instructions about optional rework.

### 6.1 Rework to enable HD audio

This section shows the rework required to enable the HD audio.

### 6.1.1 Applicability

Applicable to all fab.

### **6.1.2** Required Components

The following components are required.

Table 15. Rework for HD audio Enablement: Component required

Quantity	Description
2	0 ohms 0402
1	249 ohms 0402
1	1kohms 0402

### 6.1.3 Rework Steps

Complete the following steps to successfully accomplish this rework.


- 1. Replace R6A7 with a 0402,  $0\Omega$  resistor.
- 2. Replace R6A8 with a 0402,  $0\Omega$  resistor
- 3. Add a 0402,  $249\Omega$  resistor to R6A8 pin 2 as shown in Figure 5 below.
- 4. Add a jumper wire from 249 $\Omega$  pin 2 to R6A7 pin 1 as shown in Figure 5 below.

27

July 2019
Document Number: 566724-1.7 Intel Confidential



Figure 5. Rework to enable HD audio




5. Add a 0402, 1KΩ resistor between R6A8 pin 2 and C6A5 pin 2 (GND) as shown below.

July 2019

Intel Confidential Document Number: 566724-1.7



Figure 6. Rework to enable HD audio



# 6.2 Rework to enable SPI boot

This section shows the rework required to enable SPI boot. For SPI boot design, GPIO\_111 (SoC pin F58) needs to be pull low externally with resistor range 3.3kohms to 4.7kohms.

### 6.2.1 Applicability

Applicable to all fab.

# **6.2.2** Required Components

The following components are required.

Table 16. Rework for SPI boot Enablement: Component required

Quantity	Description
1	Resistor range from 3.3kohms to 4.7komhs, 0402

July 2019User GuideDocument Number: 566724-1.7Intel Confidential29



### 6.2.3 Rework Steps

Complete the following steps to successfully accomplish this rework.

- 1. Stuff R6C11.
- 2. Un-stuff R6C13.

# 6.3 Rework to enable/disable power button push to wake from G3 to S0

This section shows the rework required to enable/disable power button push to wake from G3 to S0. For board designed with IDT PMIC P9180, PMIC\_EN on P9180 can be used to configure power button usage to wake from G3 to S0.

### 6.3.1 Applicability

Applicable to all fab.

### **6.3.2 Required Components**

The following components are required.

Table 17. Rework for SPI boot Enablement: Component required

Quantity	7	Description
1	100	10kohms, 0402

### 6.3.3 Rework Steps

Complete the following steps to successfully accomplish this rework.

Table 18. Rework options for power button usage

Signal	Strap	Rework	Comment (Behavior)
PMIC_EN	PU (10KΩ to V5_A)	stuff R2B26/no stuff R2B27	No power button push required for G3 to S0
PMIC_EN	PD (10KΩ to GND)	stuff R2B27/no stuff R2B26 (IOTG CRB default)	Power button push required for G3 to S0

July 2019

Intel Confidential Document Number: 566724-1.7



### 6.4 Optional Rework

This section provides information and instruction about optional rework.

### 6.4.1 Rework to Remove I2C5, I2C6, and I2C7 Pull-up Resistors

This section shows the rework required to remove the I2C5, I2C6, and I2C7 pull-up resistors.

### 6.4.1.1 Description

When adding an add-in-card (ISH add-in-card) to the system, it may be possible to have double pull-up resistors on the I2C5, I2C6, and I2C7 interfaces.

### 6.4.1.2 Impact of Not Implementing the Rework

In some cases, the add-in-card would fail to be detected by the system.

### 6.4.2 Applicability

This rework is applicable to Fab C.

Note: No rework is needed for earlier CRB versions.

# 6.4.3 Required Components

None.

### 6.4.4 Rework Steps

Complete the following steps to successfully accomplish this rework.

**Note:** Rework instruction should only be applied if the add-in-card includes PU resistors on the I2C interface signals. The card is not reliably detected.



### 6.4.4.1 I2C5 Rework Instruction (Routed to the J6C2 Header)

Remove R2P20 and R2P21 from the platform as shown in figure Figure 7.


Figure 7. Bottom Layer



### 6.4.4.2 I2C6 Rework Instruction (Routed to the J6C2 Header)

Remove R6E21 and R6E22 from the platform as shown in Figure 8.

Figure 8. Top Layer



July 2019


Intel Confidential Document Number: 566724-1.7



### 6.4.4.3 I2C7 Rework Instruction (Routed to the J2M1 Connector, M.2, B-Keyed)

Remove R6B11 and R6B10 from the platform as shown in Figure 9.

Figure 9. Top Layer



# 6.5 Optional S0ix and S3 Rework

# 6.5.1 Impact of Not Implementing the Rework

The S0ix and S3 functions will not work.

### 6.5.2 Description

Rework for S0ix and S3 functionality.

### 6.5.3 Applicability

Applies to the following versions; Juniper Hill Fabs A and B versions.



### **6.5.4** Required Components

The following components are required.

Table 19. Optional S0ix and S3 Rework: Components Required

Quantity	Description
1	
	PMIC (IDT P91E0-I5NHGI, Revision H)
1	
	Resistor (30.1kOhm 1% tolerance, 0402 package)
1	Capacitor (0.22uF 10% tolerance, 0402 package, X7R)
1	
	Schottky Diode (BAT54A, SOT23 package)

### NOTE:


1. The installation for version H of the PMIC is required in the platform.

### 6.5.5 Rework Steps

Complete the following steps to accomplish this rework.

1. Replace the U2B2 with the PMIC version H (as shown in Figure 10.

Figure 10. U2B2 Rework Instruction



2. Replace the device at the R3C2 location with the 30.1K $\Omega$ , 0402 resistor.


Document Number: 566724-1.7

July 2019




3. Install the 0.22UF, 0402 capacitor at the R3C3 location (EMPTY location in the layout).

Figure 11. R3C2 Rework Instruction



- 4. Add the BAT54A device at location shown below:
  - i. Solder BAT54A pin 1 to R3C11 pin 2.
  - ii. Add a jumper wire from BAT54A pin 2 to R3C2 pin 1.
  - iii. Add a jumper wire from BAT54A pin 3 to R3C6 pin 2.

Figure 12. BAT54A Rework Instruction



July 2019User GuideDocument Number: 566724-1.7Intel Confidential35



### **Rework to Enable SPI dTPM** 6.6

AND SON FECHNOLOGY INC. To enable the SPI dTPM, some reworks on the CRB, and modification of Discrete TPM location are required.

### 6.6.1 **Applicability**

Applicable to all fab.

### 6.6.2 **Hardware Rework**

### 6.6.2.1 **TPM Chip Select Number (CS#) Rework**

- Blue wire R4C16 Pad 1 to R5D6 Pad 2
- Remove R5D6

### 6.6.2.2 **TPM IRQ Rework**

- Unstuff R6D7
- Unstuff R3N32
- Blue wire R6D7 Pad 2 to R4C26 Pad

### 6.6.2.3 **TPM Connector Pin 15 Rework**

- Unstuff R5D7


### **Modification of Discrete TPM Location** 6.6.3

Modify the Discrete TPM Location of Platform Protection section in BIOS to SPI.

This can be done by modifying the value of "Discrete TPM Location" to SPI using Intel® Flash Image Tool (FIT).



Figure 13. Discrete TPM Location from FIT



### 6.6.4 BIOS Setting Changes

Populate the Infineon (SLB9670VQ2.0) on the TPM connector on the CRB.

Change the setting in BIOS setup menu to enable dTPM.

Note: dTPM will be disabled if PTT is enabled. Default TPM setting from BIOS is PTT.

- 1) Boot to BIOS setup menu
- 2) Change setting:

Device Manager → Security Configuration → TPM Device <dTPM 1.2> or <dTPM 2.0>

### 6.6.5 Steps to Check for SPI dTPM

Boot the board into Windows OS.

Check the TPM's Properties from Device Manager:

Device Manager → Security Devices → Trusted Platform Module 2.0.


Ensure the device is working properly displayed.

37

July 2019 Document Number: 566724-1.7



Figure 14. Properties of TPM 2.0 shows SPI dTPM works fine



After performing the above rework steps, the LPC dTPM will not work on the CRB once SPI dTPM is enabled and it is working fine.

July 2019 Document Number: 566724-1.7

Intel Confidential



# Appendix A Header List

This appendix provides information about the headers.

The following figure shows the CRB headers and board locations.

Figure 15. Headers on the CRB






Table 20 shows the functionality and pin-out information for the CRB headers.

Table 20. CRB Headers Legend

Header Name	REF DES	Functionality	Pinout		
Fan header	J6E3	CPU fan	PWM_FAN TACHO_FAN GND V5_A		
SATA power header	J3A1	SATA HDD power source	1 V12_S 2 GND GND V5_A		
LPC header	J6E1	External Port 80 display	LPC_CLKOUT  L_FRAME_N  PLTRST_N  LPC_AD3  VCC_3P3S  LPC_AD0  LPC_AD0  LPC_AD0  SMB_CLK  V3P3_A  GND  LPC_PD_N  LPC_CLKOUT  1		
SPI Dediprog* header	J5D1	BIOS flash in-circuit programming	DEDIPROG_IO3  GND  SPIO_CS1_N  V1P8_SPI  SPIO_HOLD_N  NC  SPIO_CS2_N  V1P8_SPI  10  SPIO_MISO  SPIO_MOSI  SPIO_CS2_N  V1P8_SPI  SPI_TPM_IRQ_N  PLTRST_1P8_N  SPIO_CS2_N  19  2  SPIO_CS1_N  V1P8_SPI  SPIO_MSO  SPIO_MOSI  GND  SPI_TPM_SERIRQ  V1P8_SPI  V1P8_SPI  V1P8_SPI  V1P8_SPI  V1P8_SPI		



Header Name	REF DES	Functionality		Pinout	
LPSS header	J6C2	LPSS signals external probing	I2C5_SCL I2C5_SDA I2C5_3P3_SCL GND PWM0 PWM2 V1P8_A I2C5_3P3_SDA V1P8_S GND	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	I2C6_SCL I2C_SDA GND PWM1 PWM3 V3P3_A I2C6_3P3_SCL V3P3_S GND I2C6_3P3_SDA
LPSS header	J6B2	LPSS signals external	ISH_GPIO4 ISH_GPIO6 GND COM1_TXD COM1_RTS_N GND HDR_GPIO1 HDR_GPIO1 GND GP_SSP_0_TXD	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	ISH_GPIO7 ISH_GPIO9 GND COM1_RXD COM1_CTS_N GND HDR GPIO7 HDR GPIO8 GND GP_SSP_0_RXD
LPSS header	) 36C1	LPSS signals external probing	GP_SSP_0_FS1 GP_SSP_0_CLK GND GP_SSP_1_RXD GP_SSP_1_FS0 GND GP_SSP2_TXD GP_SSP2_FS1 GP_SSP_2_CLK GND	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	GP_SSP_0_FS0 GND GP_SSP_1_TXD GP_SSP_1_FS1 GP-SSP_1_CLK GND GP_SSP_2_RXD GP_SSP_2_FS0 GP_SSP-2_FS2 GND



	Header Name	REF DES	Functionality	Pinout
	Front-panel header	J6E4	Desktop front-panel button and LED indicator	V5_S SATA_LED_N GND GND RSTBTN_N V5_S  FP_LED GND PWRBTN_N GND FP_LED FP_LED GND FP_LED
Richal	911/10 3/3/8		§ Sent Sent Sent Sent Sent Sent Sent Sent	ON THE CHINA

Document Number: 566724-1.7