


System block diagram



Page	Index
1	Block Diagram
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDR4 CHAB
6	SoC DDR4 CHC
7	SoC Clock
8	SoC 10G/NCSE
9	SoC PCIe CPU GEN4
10	SoC PCIe/SATA/USB
11	SoC RSVD NCTF
12	SoC ESPI/SMBUS/MISC
13	SoC NCSI/SPI/RTC/PWR MGT
14	SoC PWR1
15	SoC PWR2
16	SoC PWR3
17	SoC VSS1
18	SoC VSS2
19	DDR4 CHA DIMM0
20	DDR4 CHA DIMM1
21	DDR4 CHB DIMM0
22	DDR4 CHB DIMM1
23	LAN i210
24	Row A/B
25	Row C/D
26	BIOS
27	EC - IT5571/WDT
28	PCIe GEN4 Clock Generator
29	TPM/LPC/H/W Monitor
30	+V5_DUAL
31	Boot Sequence
32	System Power
33	PWR +V5A/+V3P3A
34	PWR PVCCIN_CPU/P1V8_1
35	PWR PVCCIN_CPU/P1V8_2
36	PWR PVCCIN_CPU/P1V8_3
37	PWR PVCCIN_CPU/P1V8_4
38	PWR PVNN_NAC/ PVCCANA_CPU_1
39	PWR PVNN_NAC/ PVCCANA_CPU_2
40	PWR PVDDQ_ABC_CPU_1
41	PWR PVDDQ_ABC_CPU_2
42	PWR PVPP_CPU_ABC/PVTT_CPU_ABC
43	PWR PVNN_PCH/ P1V05_1
44	PWR PVNN_PCH/ P1V05_2
45	Revision History

<Core Design>

System Setting

PIN NO.	PIN Name	Multi-Func	Default	GPIO Function
M5	GPA0	PWM0	GPI	EC_AC_PRESENT
N5	GPA1	PWM1	GPI	EC_PROC_PWRGD
M6	GPA2	PWM2	GPI	SUS_PWR_ACK
N6	GPA3	PWM3	GPI	FAN_PWM
K6	GPA4	PWM4	GPI	EC_LPC_PME#
J6	GPA5	PWM5	GPI	MOD_SPI_CSEN0#
M7	GPA6	PWM6/SSCK	GPI	10G_CAP01
K7	GPA7	PWM7/RIG1#	GPI	CAR_SPI_CSEN0#
A6	GPB0	RXD/SIN0	GPI	SRXD1X
A3	GPB1	TXD/SOUT0	GPI	STXD1X
D2	GPB2	CTX0	GPI	EC_SLEEP#
B4	GPB3	SMCLK0	GPI	CB_THRM#
A2	GPB4	SMDAT0	GPI	EC_CPU_RST#
F1	GPB5	GA20	GPO	10G_PHY_01_RST_EC
H4	GPB6	KBRST#	KBRST	CB_WDT
A1	GPB7	RINGW/PWREFL /LPCRS#	GPI	EC_LID#
D1	GPC0	CRX0	GPI	CB_BATLOW#
B3	GPC1	SMCLK1	GPI	EC_CLK_3P3
B2	GPC2	SMDAT1	GPI	EC_DATA_3P3
K13	GPC3	KSO16/SMOSI	GPI	EC_CPU_THRMTRIP
C2	GPC4	TMRI0/WUI2	GPI	BIOS_DIS0#
J10	GPC5	KSO17/SMISO	GPI	10G_CAP23
E1	GPC6	TMR1/WUI3	GPI	BIOS_DIS1#
M2	GPC7	PWUREQ#	GPI	EC_PWRBTN#
E5	GPG0	SSCE1#/TM	GPI	
A5	GPG1	DTR1#/ID7	GPI	SYS_RESET#
E7	GPG2	SSCE0#	GPI	
D6	GPG6	DSR0#	GPI	

PIN NO.	PIN Name	Multi-Func	Default	GPIO Function
N1	GPD0	RI1#/WUI0	GPI	SLP_S3#
N3	GPD1	RI2#/WUI1	GPI	SLP_S4#
M4	GPD2	LPCRS# /WUI4	LPCRS#	BUF_PLT_RST#
N4	GPD3	ECSCI#	GPI	EC_SCI#
L2	GPD4	ECSMI#	GPI	EC_SMI#
N7	GPD5	GINT/CTS0#	GPI	EC_KBRST#
M11	GPD6	TACH0	GPI	EC_CPUFAN_TACH
M12	GPD7	TACH1	GPI	SLP_LAN#_EC
N2	GPE0	L80H/LAT /WUI24	GPI	GPO0
A13	GPE1	EGAD	GPI	GPO1
A12	GPE2	EGCS#	GPI	GPO2
B12	GPE3	EGCLK	GPI	GPO3
E2	GPE4	PWRSW	GPI	FPANSWH#
N8	GPE5	WUI5/RTS1#	GPI	EC_PROCHOT
M1	GPE6	LPCRD# /WUI6	GPI	EC_NMI#
M3	GPE7	L80L/LAT /WUI7	GPI	PS_ON#
A11	GPFO	PS2CLK0/TMB0	GPI	GPI0
B11	GPF1	PS2DAT0/TMB1	GPI	GPI1
A10	GPF2	PS2CLK1/DTR0#	GPI	SUSACK#
B10	GPF3	PS2DAT1/RTS0#	GPI	Remove EC_A20GATE
D9	GPF4	PS2CLK2/WUI20	GPI	GPI2
B9	GPF5	PS2DAT2/WUI21	GPI	GPI3
B1	GPF6	SMCLK2/WUI22	GPI	PECI_EC
C1	GPF7	SMDAT2/WUI23	GPI	RSMRST_PWRGD#

PCH GPIO Pins :


Group	Name	Power Well	Default	GPIO Function
Group A	GPP A0			
	GPP A1			
	GPP A2			
	GPP A3			
	GPP A4			
	GPP A5			
	GPP A6			
	GPP A7			
	GPP A8			
	GPP A9			
	GPP A10			
	GPP A11			
	GPP A12			
	GPP A13			
	GPP A14			
	GPP A15			
	GPP A16			
Group B	GPP A17-A23			
	GPP B0			
	GPP B1			
	GPP B2			
	GPP B3			
	GPP B4			
	GPP B5			
	GPP B6-10			
	GPP B11			
	GPP B12			
	GPP B13			
	GPP B14			
	GPP B15-22			
	GPP B23			
	GPP C0			
	GPP C1			
	GPP C2			
Group C	GPP C3			
	GPP C4			
	GPP C5			
	GPP C6			
	GPP C7			
	GPP C8-23			

PIN NO.	PIN Name	Multi-Func	Default	GPIO Function
D8	GPH0	CLKRUN#/ID0	GPI/ID0	EC_RSMRST#
B8	GPH1	CRX1/SIN1/SUI17	GPI/ID1	SRXD2X
D7	GPH2	CTX1/SOUT1/WUI9	GPI/ID2	STXD2X
A8	GPH3	ID3	GPI/ID3	PCH_PWR0K
B8	GPH4	ID4	GPI/ID4	PWRGD_PS
A8	GPH5	ID5	GPI/ID5	EC_DPWROK
B7	GPH6	ID6	GPI/ID6	SYS_PWROK
G10	GPI0	ADC0	GPI ONLY	TH1_CPU
G13	GPI1	ADC1	GPI ONLY	TH2_COM
G12	GPI2	ADC2	GPI ONLY	VIN_SEN
F9	GPI3	ADC3	GPI ONLY	V5ALW_SEN
F13	GPI4	ADC4/WUI28	GPI ONLY	VDDR4_SEN
F10	GPI5	ADC5/DCD1#	GPI ONLY	
F12	GPI6	ADC6/DSR1#	GPI ONLY	VCORE_SEN
E13	GPI7	ADC7/CTS1#	GPI ONLY	VG_T_SEN
E12	GPI0	DAC0	GPI	SLP_SUS#
D13	GPI1	DAC1	GPI	AutoBt#
D12	GPI2	DAC2	GPI	CB_SLP_S3#
C13	GPI3	DAC3	GPI	CB_SLP_S4#
B13	GPI4	DAC4/DCD0#	GPI	10G_PHY_23_RST_EC
C12	GPI5	DAC5/RIG0#	GPI	GP_WAKE#


PCH GPIO Pins :


Group	Name	Power Well	Default	GPIO Function
	GPP D0-8			
	GPP D9			
	GPP D10			
	GPP D11			
	GPP D12			
	GPP D13-16			
	GPP D17-D23			
	GPP E0-3			
	GPP E4			
	GPP E5			
	GPP E6-7			
	GPP E8			
	GPP E9			
	GPP E10			
	GPP E11			
	GPP E12			
	GPP F0-14			
Group G Group H	GPP F15			
	GPP F16			
	GPP F17			
	GPP F18			
	GPP F19			
	GPP F20			
	GPP F21			
	GPP F22-23			
	GPP G0-23			
	GPP H0-23			
	GPP I0			
	GPP I1			
	GPP I2			
	GPP I3			
	GPP I4			
	GPP I5			
	GPP I6			
Group I	GPP I7			
	GPP I8			
	GPP I9			
	GPP I10			

Power Delivery











Power Sequence







SoC Clock




STRAP: FLASH SECURITY OVERRIDE



PCH STRAPS



STRAP: NAC GROUNDED SKU





SoC 10G/NCSI

Quad 0

CAD NOTE:
Differential: 93 Ω




CFG2.1 CPVL (X557-AT4) (Quad0)




10/21

Quad 1

Quad 0





SoC PCIe CPU GEN4




SoC PCIE/SATA/USB

TX Cap:
PCIE: 0.22uF
SATA: 0.01uF
USB3: 0.1uF




CAD NOTE:
Differential: 85 Ω



	Ice Lake D ECC SoC		COM-CD07			Ice Lake D ECC SoC		COM-CD07	
LANE0	SATA #0	Pcie #0	Pcie #0	(ROW A/B)		USB2 #0		USB 2.0 #0(ROW A/B)	
LANE1	SATA #1	Pcie #1	Pcie #1	(ROW A/B)		USB2 #1		USB 2.0 #1(ROW A/B)	
LANE2	SATA #2	Pcie #2	Pcie #2	(ROW A/B)		USB2 #2		USB 2.0 #2(ROW A/B)	
LANE3	SATA #3	Pcie #3	Pcie #3	(ROW A/B)		USB2 #3		USB 2.0 #3(ROW A/B)	
LANE4	SATA #4	Pcie #4	Pcie #4	(ROW A/B)					
LANE5	SATA #5	Pcie #5	Pcie #5	(ROW A/B)					
LANE6	SATA #6	Pcie #6	Pcie #6	(ROW C/D)					
LANE7	SATA #7	Pcie #7	Pcie #7	(ROW C/D)					
LANE8	SATA #8	Pcie #8	Pcie #8	(ROW A/B)					
LANE9	SATA #9	Pcie #9	Pcie #9	(ROW A/B)					
LANE10	SATA #10	Pcie #10	Pcie #10	(ROW A/B)					
LANE11	SATA #11	Pcie #11	Pcie #11	(ROW A/B)					
LANE12	SATA #12	Pcie #12	Pcie #12	(ROW A/B)					
LANE13	SATA #13	Pcie #13	Pcie #13	(ROW A/B)					
LANE14	SATA #14	Pcie #14	Pcie #14	(ROW A/B)					
LANE15	SATA #15	Pcie #15	Pcie #15	(ROW A/B)					
LANE16	SATA #16	Pcie #16	SATA #0(ROW A/B)						
LANE17	SATA #17	Pcie #17	SATA #1(ROW A/B)						
LANE18	SATA #18	Pcie #18	Pcie for LAN (ROW A/B)						
LANE19	SATA #19	Pcie #19							
LANE20	USB3.0 #0	Pcie #20		USB 3.0 #0(ROW C/D)					
LANE21	USB3.0 #1	Pcie #21		USB 3.0 #1(ROW C/D)					
LANE22	USB3.0 #2	Pcie #22		USB 3.0 #2(ROW C/D)					
LANE23	USB3.0 #3	Pcie #23		USB 3.0 #3(ROW C/D)					


		AAEON Technology INC.	
		Title	
Size		Document Number	
Custom		COM-ICD87	
Rev		1.0	

SoC RSVD NCTF



PU_RSVD_AM57	R647	4.99K	1%	R0402
PU_RSVD_AM61	R633	4.99K	1%	R0402
PU_RSVD_K61	R215	4.99K	1%	R0402
PU_RSVD_AK57	R648	4.99K	1%	R0402
PU_RSVD_AL62	R620	4.99K	1%	R0402
PU_RSVD_E79	R591	4.99K	1%	R0402
PU_RSVD_L86	R64	4.99K	1%	R0402
PU_RSVD_M87	R65	4.99K	1%	R0402

SoC ESPI/SMBUS/MISC




LPC/eSPI selection

Mode	CB_ESPI_EN#
eSPI	0(A=B1)
LPC	1(Default) (A=B2)

INPUTS		FUNCTION
OE	S	
L	L	A port = B1 port
L	H	A port = B2 port
H	X	Disconnect

Signal	CB_ESPI_EN# = 0(A=B1)	CB_ESPI_EN# = 1(A=B2)
ESPI_RESET_N_LFRAME_N	ESPI_RST#	LPC_FRAME#
ESPI_CS0_N_LPC_CLKRUN_N	ESPI_CS0#	LPC_CLKRUN_N
ESPI_CS0#_LPC_FRAME#	ESPI_CS0#	LPC_FRAME#
ESPI_RST#_SUS_STAT#	ESPI_RST#	FM_SUS_STAT_N




AEEON
An ASUS Company

AEEON Technology INC.

Title	SoC ESPI/SMBUS/MISC	
Size	Document Number	Rev
Date:	Tuesday, February 15, 2022	Custom COM-ICDB7 A0.3_0_0
Sheet	12	of 45

SVID0: PVCCIN & P1V05
SVID1: PVNN NAC & VDDQ ABC



SoC PWR1









Table 17-4. PVCCIN_CPU VR Inductor and Bulk/Decoupling Capacitors Based on RP (Sheet 1 of 2)

Description	Min. Quantity	Placement
0.12 μ H / 10% / Rated 70A / Sat 70A / 0.29 m Ω	1 per phase	Based in 3-phase VR design.
560 μ F / 2.5V / 20% / Alum / 6.3 x 8.0mm	3	Bulk capacitors. Place on top side, near the output inductors. (Recommendation <350 mils inductor pad center to capacitor pad/pin center, closer the better)
47 μ F / 4V / 20% / X6S / 0805	2	Bulk capacitors. Place on back side, under the output inductors, connected using via clusters. (Recommendation <350 mils inductor pad center to capacitor pad center, closer the better)
47 μ F / 4V / 20% / X6S / 0805	up to 65W: 10 + 6 empty placeholders	
	70W-75W: 15 + 1 empty placeholders	
0.01 μ F / 10V / 10% / X7R / 0201	1	
1000 pF / 50V / 10% / X7R / 0402	1	
Description	Min. Quantity	Placement
220 μ F / 4.0V / 20% / X6S / 1206	14 empty placeholders	Mid-range decoupling capacitors. Place on power corridor, close to SoC edge/pin field, top side and back side. Under evaluation and could change. Details to be provided during post-Silicon validation. (Recommendation <700 mils capacitor pad center to SoC edge pins, closer the better)
47 μ F / 2.5V / 20% / X6S / 0603	12	SoC decoupling capacitors. Place on back side of the SoC in the BGA cavity footprint.


SoC PWR2



P1V05_NAC and P1V05 can be enabled concurrently.






SoC PWR3




PLACE SENSE RESISTOR NEAR DIMM REGION







SoC VSS1





SoC VSS2




DDR4 CHA DIMM0



DDR4-SODIMM(1/2)



DDR4-SODIMM(2/2)




Close to SODIMM Socket

ASAA826-EASB0-7H
SKT-SODIMM-260P-RS-0P5M-T9P2


ASAA826-EASB0-7H
SKT-SODIMM-260P-RS-0P5M-T9P2

P/N: 1651526003
(TF)DDR4 SODIMM SKT.SMD.H=9.2mm.260P.P=0.5mm.STANDARD.1.2V.FOXCONN.ASAA826-EASB0-7H


DDR4 CHA DIMM1






DDR4 CHB DIMM0



DDR4 CHB DIMM1



LAN i210



U32(EEPROM)

material


(TF)LAN EEPROM of Intel i210.For PICO-BT01

A0.2 modify


ACTIVITY LED
Green = LINK UP
BLINKING = TX/RX ACTIVITY

SPEED LED
Off = Link 10 Mbps
Green = Link 100 Mbps
Orange = Link 1000 Mbps

LEDs	Mode	Function
LED0	0100	LINK/ACTIVITY
LED1	0111	LINK 1000
LED2	0110	LINK 100




PCIE GEN4 Clock Generator




<Core Design>


+V5_SBY



+V5_DUAL





P12V_P5V_AUX




Boot Sequence


RSMRST#




PCH_PWROK




+V5A Enable




+VPP/+V3P3S Enable



COM Mounting Holes




CPU_PROCHOT



PCB.COM-ICDB7.Rev.A0.3_0_0.HDL(2+10+2).14Layers.Green.1*1.125x95x2.0mm
1907ICD702

System Power

+V3P3S




+V5S


20211210, A03, Remove U26 and Power +V5S



Discharge




P1V8_AUX_NAC




P1V8_NACDELAY is P1V8_AUX gated to SoC via FET or similar after P1V05_NAC is stable

PWR +V5A



PWR +V3P3A




PWR_PVCCIN_CPU/P1V8_1


VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCIN_CPU	00h		60h	04h (VR13, 10mV VID table)
P1V8	01h			04h (VR13, 10mV VID table). See Note 1.
P1V05	03h		84h	07h (VR13, 5mV VID table). See Note 1.
PVNN_PCH	05h		82h	07h (VR13, 5mV VID table)
PVDDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table))
PVNN_NAC		04h		07h (VR13, 5mV VID table)
PVCCANA_CPU		05h	7Ch	07h (VR13, 5mV VID table. See Note 1.

Note:
1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.



Channel 1: PVCCIN Channel 2: P1V8




	PVCCIN/600KHz	P1V8/600KHz
TDC	50A	2A
IccMax	147A	2.6A
Vboot	1.8V	1.8V
Load Line	1.4mohm	mohm
SVID Address	00h, SVID0 Bus #1	01h, SVID0 Bus#1

<Core Design>


AEON An / S/S Company		Title PWR_PVCCIN_CPU/P1V8_1	
Size C	Document Number COM-ICDB7	Rev A0.3_0_0	Rev A0.3_0_0
Date:	Tuesday, February 15, 2022	Sheet	34 of 45

PWR PVCCIN_CPU/P1V8_2



1.6V - 2.0V / 50A

PVCCIN
TDC PL2 : 50A
Peak Current : 147A
Load line : m ohm
DCR Mohm : 0.125m +/- 10%



<Core Design>





AAEON Technology INC.

PWR PVCCIN_CPU/P1V8_2

Size	Document Number
Custom	COM-ICDB7

Rev			
	A0.3	0	0

PWR PVCCIN_CPU/P1V8_3



<Core Design>


**AAEON Technology INC.**

Title	PWR PVCCIN_CPU/P1V8_3
-------	-----------------------

Size	Document Number
Custom	COM-ICDB7

A0.3 0 0

PWR PVCCIN_CPU/P1V8_4



1.8V / 2A


P1V8
TDC : 2A
Peak Current : 2.6A

PWR PVNN_NAC/ PVCCANA_CPU_1

Table 17-5. VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCN_CPU	00h			04h (VR13, 10mV VID table)
P1V6	01h		60h	04h (VR13, 10mV VID table). See Note 1.
P1V05	03h		84h	07h (VR13, 5mV VID table). See Note 1.
P1VIN_PCH	05h		82h	07h (VR13, 5mV VID table). See Note 1.
PVIDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table)
P1VIN_NAC		04h		07h (VR13, 5mV VID table)
PVCCAN_CPU		05h	7Ch	07h (VR13, 5mV VID table. See Note 1.

Note:
 1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.




CooperLake-300W	PVNN_NAC/600KHz	PVCCANA/600KHz
TDC	16.7A	1.1A
IccMax	17.6A	1.7A
Vboot	0.74V	1.0V
Load Line	0mohm	0mohm
SVID Address	04h, SVID1 Bus #2	05h, SVID1 Bus #2

PWR PVNN_NAC/ PVCCANA_CPU_2


0.74V / 16.7A

PVNN_NAC
TDC : 16.7A
Peak Current : 17.6A
OCP Current :
DCR Mohm : 2.5MOhm
F=KHz



0.9V - 1.1V / 1.1A

PVCCANA
TDC : 1.1A
Peak Current : 1.7A
OCP Current :
DCR Mohm : 65mohm
F=KHz



<Core Design>


AAEON Technology INC.	
PWR PVNN_NAC/ PVCCANA_CPU_2	
Size C	Document Number COM-ICDB7
Date: Tuesday, February 15, 2022	Rev A0.3_0_0
Sheet 39	of 45

PWR PVDDQ_ABC_CPU_1


Table 17-5. VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCIN_CPU	00h		60h	04h (VR13, 10mV VID table)
P1V8	01h			04h (VR13, 10mV VID table). See Note 1.
P1V05	03h		84h	07h (VR13, 5mV VID table). See Note 1.
P1VIN_PCH	05h		82h	07h (VR13, 5mV VID table)
PVDDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table)
P1VIN_NAC		04h	7Ch	07h (VR13, 5mV VID table)
PVCCANA_CPU		05h		07h (VR13, 5mV VID table. See Note 1.

Note:
1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.




PWR_PVDDQ_ABC_CPU_2



PWR PVPP_CPU_ABC


2.41V - 2.75V / 6.6A

PVPP_ABCD
TDC : 6.6A
Peak Current : 8.9A
OCP Current : NA
DCR Mohm : 4.8mohm
F=KHz



PWR PVTT_CPU_ABC

0.6V/ 1.7A



<Core Design>




AAEON Technology INC.			
Title			
PWR PVPP_CPU_ABC/PVTT_CPU_ABC			
Size			
Custom			
Date: Tuesday, February 15, 2022			
Sheet 42 of 45			
Rev			
A0.3_0_0			

PWR PVNN_PCH/ P1V05_1

Table 17-5. VR13.0 SVID0, SVID1 and SMBUS Addresses - Brighton City RP

VR	SVID0 (bus 1)	SVID1 (bus 2)	SMBUS	Protocol ID
PVCCIN_CPU	00h		60h	04h (VR13, 10mV VID table)
P1V05	01h			04h (VR13, 10mV VID table). See Note 1.
PVNN_PCH	05h		82h	07h (VR13, 5mV VID table)
PVDDQ_ABC_CPU		00h	70h	07h (VR13, 5mV VID table)
PVNN_NAC		04h	7Ch	07h (VR13, 5mV VID table)
PVCCANA_CPU		05h		07h (VR13, 5mV VID table). See Note 1.

Note:
1. VR13.0 requirement for these rails is under evaluation and could change. Details to be provided during post-Silicon validation. Trade-off could exist as a fixed power tax.




	P1V05 VR/800KHz	PVNN PCH/800KHz
TDC	7.8A	7A
IccMax	10.2A	7.4A
Vboot	1.05V	0.8V
Load Line	0mohm	0mohm
SVID Address	03h, SVID0 Bus #1	05h, SVID0 Bus #1

PWR PVNN_PCH/ P1V05_2


0.8V / 7A

PVNN PCH
TDC : 7A
Peak Current : 7.4A



1.05V / 7.8A

P1V05 VR
TDC : 7.8A
Peak Current : 10.2A



<Core Design>

AAEON Technology INC.	
Title	
PWR PVNN PCH/ P1V05_2	
Size	Document Number
C	COM-ICD87
Date:	Tuesday, February 15, 2022
Sheet	44
of	45
Rev	A03_0_0

Revision History

01. Project code: E210809
02. Model name: COM-ICDB7 COM-ICDB7 A0.3_0_0 PCB: 1907ICD702 BOM: 9697ICD709~ Date: 2022/01/13 (TF)PCB.COM-ICDB7.Rev.A0.3_0_0.HDI.(2+10+2).14Layers.Green.1*1.125x95x2.0mm
03. Model revision: A0.3_0_0
04. 96-Level: 9697ICD709
05. PCB 料號: 1907ICD702
06. PCB 厚度: 2.0 mm
07. PCB 層數: 14 Layer
08. 連板數量: 2 pcs
09. PCB VIA: HDI/2+10+2
10. Material: TU-883
11. PCB Dimension: 125x95mm

(TF)ASSY.COM-ICDB7.Rev.A0.3_0_0.INTEL Icelake-D

BOM NUMBER	CPU	P/N
9697ICD709	D-1746TER	144X000246
9697ICD710	D-1732TE	144X000247
9697ICD711	D-1712TR	144X000248
9697ICD712	D-1735TR	144X000249
9697ICD713	D-1715TER	144X000250

Date	Revision	Page	Modification list	Reason
2020/9/27	A0.1_0_0	1-45	First Release	First Release
2021/7/14	A0.2_0_0	1-45	1. Add D21 for WDT# reset 2. Update SoC U14 symbol 3. Add NAC pull down resistor R10850-R10856 4. Modify LPC/eSPI mux function(U28) circuit 5. R705 un-mount 6. R679 mount for DCI 7. Change C582/C584 to 0.22uF for power sequence 8. Add CLK_100M: GEN4: DP/DN for PEG GEN4 clock to carrier board 9. C129 un-mount for FAN TAC 10. R471 net change to +V5_DUAL 11. R305/R711 un-mount for power sequence 12. Add R10858/R10869 for power sequence	Fix A0.1 bug.
20211210	A0.3_0_0	24	Reserve R74 and PM_RSMRST# for Power up at S3 fail issue	Reserve R74 and PM_RSMRST#.
20211214	A0.3_0_0	24	Add Net name LAN1_LED_LINK#	Add Net name LAN1_LED_LINK#
20211213	A0.3_0_0	26	Change P/N of SPI1 from 1463X00011 to 1463X00014 for EOL.	Change P/N of SPI1 from 1463X00011 to 1463X00014.
20211220	A0.3_0_0	27	remove R354 and R355.	remove R354 and R355.
20211222	A0.3_0_0	27	Change net name at SW1.1 from AutoBt# to S3_S5_GATE	Change net name at SW1.1 from AutoBt# to S3_S5_GATE by the function define by EC.
20220105	A0.3_0_0	27	remove U11, FB5, Place R187 to change Power rail to +3P3A	remove U11, FB5, Place R187 to change Power rail to +3P3A
20220111	A0.3_0_0	27	Add R206, R213, R222, R230 to LAN_LED2, 5, 8	Add R206, R213, R222, R230 to LAN_LED2, 5, 8 and 11 for 10G LAN active LED issue.
20211202	A0.3_0_0	29	Add PMBUS_DATA/CLK for Power team	Add PMBUS_DATA/CLK for Power team
20211210	A0.3_0_0	29	Change power at R463 from +V5S to +V3P3S.	Change power at R463 from +V5S to +V3P3S.
20211222	A0.3_0_0	30	1. Add C190 and C196 to soft starting +V5A1 for +V5_SBY ramp up issue. 2. Change FB6 to PSP2 to reduce spacing for layout.	1. Add C190 and C196 2. Change FB6 to PSP2
20211210	A0.3_0_0	31	Remove R9207, change net name of V3.3A_RSMRST# to PM_RSMRST#	Remove R9207, change net name of V3.3A_RSMRST# to PM_RSMRST#
20211210	A0.3_0_0	31	Change AND GATE from 3 input to 2 input for remove net of CB_PWRGD_PS.	Change AND GATE from 3 input to 2 input
20211210	A0.3_0_0	32	Change net name from CB_SLP_S3# to PWRGD_PS to meet the sequence of CRB.	Change net name from CB_SLP_S3# to PWRGD_PS
20211210	A0.3_0_0	32	Remove Q25 and the discharge circuits of +V3P3S and +V5S	Remove Q25 and the discharge circuits of +V3P3S and +V5S
20211210	A0.3_0_0	32	1. Add Q24B for +VIN_EXT discharge 2. Change R823 from 100R to 1.5K to meet resistor of 1/10W	1. Add Q24B for +VIN_EXT discharge 2. Change R823 from 100R to 1.5K to meet resistor of 1/10W
20211210	A0.3_0_0	32	Remove U26 and Power +V5S	Remove U26 and Power +V5S
20211207	A0.3_0_0	33	Remove R10858 and Place R10857 for boot up sequence issue.	Remove R10858 and Place R10857
20211210	A0.3_0_0	33	Add R75 and +VIN_EXT_RDY for Power up issue, to enable +V5A by +VIN_EXT ready.	Add R75 and +VIN_EXT_RDY
20220106	A0.3_0_0	34	Reserve R76 for Power team suggestion	Reserve R76
20220106	A0.3_0_0	34	Reserve R141 for Power team suggestion.	Reserve R141
20211207	A0.3_0_0	38	1. Change R519 from resistor (1206) to Short Pad (0603) to reduce the space. 2. Change Power source from +VIN_EXT to P12V_PSV_AUX for boot up sequence issue.	1. Change R519 from resistor (1206) to Short Pad (0603) 2. Change Power source from +VIN_EXT to P12V_PSV_AUX
20211209	A0.3_0_0	42	Remove R10869 and place R494 to meet sequence request.	Remove R10869 and place R494