		•——	· · · · · · · · · · · · · · · · · · ·	•	<u> </u>	
01	INDEX	21	eDP	41	PMIC_TPS650941 (1/2)	
02	BLOCK DIAGRAM	22	M.2_2230_E-KEY	42	PMIC_TPS650941 (2/2)	
03	POWER TREE	23	mini PCIE	43	system power	
04	POWER SEQUENCE	24	SATA	44	Mechanical Component	
05	EXHAT, HAT40 pin define	25	USB3.0_OTG	45	HISTORY	
06	CPLD pin define	26	USB3.0_TYPE-A (1/2)			
07	SOC_DDR	27	USB3.0_TYPE-A (2/2)			
08	SOC_DISPLAY	28	USB PIN HEADER			
09	SOC_SATA_PCIE_USB	29	FAN			
10	SOC_GND	30	RTL8111G-CG_LAN1			
11	SOC_LPC_SPI_EMMC_SD	31	RTL8111G-CG_LAN2			
12	SOC_SMBUS_GPIO	32	DP+HDMI			
13	SOC_CLK_PCU_RTC	33	HDMI_port1			
14	SOC_POWER I	34	eMMC			
15	SOC_POWER II	35	SPI flash			
16	LPDDR4 (1/4)	36	НАТ			
17	LPDDR4 (2/4)	37	EXHAT			
18	LPDDR4 (3/4)	38	CPLD			
19	LPDDR4 (4/4)	39	DCIN & 5V			
20	MIPI CAMERA	40	SYSTEM 3.3V			

UP-APLUI

Project Code: D160807


an /SUS assoc. co. Date: Wednesday, November 22, 2017

Size

Document Number UP-APL01

Rev: A1.1

Sheet: 1 of 45








Figure 4-1. Apollo Lake G3 Cold Boot Power-Up






## EXHAT


Panaso	onic AXK6S60547YG				
	GPIO/EXHAT LVDSOn	1	2	GPIO/EXHAT_LVDS1n	
	GPIO/EXHAT_LVDSOp	3	4	GPIO/EXHAT_LVDS1p	
	GND	5	6	GND	
븅	GPIO/EXHAT_LVDS2n	7	8	GPIO/EXHAT_LVDS3n	븅
MAX10 GPIO/LVDS port	GPIO/EXHAT_LVDS2p	9	10	GPIO/EXHAT_LVDS3p	MAX10 GPIOALVDS port
D.	GND	11	12	GND	8
동	GPIO/EXHAT_LVDS4n	13	14	GPIO/EXHAT_LVDS5n	3
Ĭ	GPIO/EXHAT_LVDS4p	15	16	GPIO/EXHAT_LVDS5p	Ĭ
ĕ	GND	17	18	GND	ĕ
×	GPIO/EXHAT_LVDS6n	19	20	GPIO/EXHAT_LVDS7n	4X
¥	GPIO/EXHAT_LVDS6p	21	22	GPIO/EXHAT_LVDS7p	Z
	GND	23	24	GND	ľ
	GPIO/EXHAT PLL1 INn	25	26	GPIO/EXHAT PLL1 OUTn	
	GPIO/EXHAT PLL1 INp	27	28	GPIO/EXHAT PLL1 OUTp	1
	GND	29	30	GND	
LPC	INT SERIRO R	31	32	LPC_R_CLKOUTO	
ä	LPC_CLKRU_N	33	34	GND	
	GND	35	36	LPC_R_AD3	
	SIO_SPI_1_TXD	37	38	LPC_R_AD2	LPC
	SIO_SPI_1_RXD	39	40	LPC_R_AD1	22
SPI	SIO_SPI_1_FS0	41	42	LPC_R_ADO	
122	SIO_SPI_1_FS1	43	44	GND	
	SIO_SPI_1_CLK	45	46	LPC_FRAME_R	
	GND	47	48	GND	
	I2C_SCL3_3V3	49	50	AVS DMIC CLK A1	
	I2C_SCL6_3V3	49	-50	AVS_DMIC_CLK_AI	
	I2C_SDA3_3V3	51	52	AVS DMIC CLK B1	1
	I2C_SDA6_3V3	51	-52	A & DMIC_CLK_BI	
120	GND	53	54	AVS_DMIC_CLK_AB2	DMIC
2560	I2C_SCL2_3V3/EXHAT_MUX0	55	56	GND	ă
	I2C_SCL5_3V3	22	- 50	GND	
	I2C_SDA2_3V3/EXHAT_MUX1	57	58	AVS DMIC DATA 1	
	I2C_SDA5_3V3			II DEDMICEDATA_I	
	GND	59	60	AVS_DMIC_DATA_2	


# HAT40


11717 1 0					
UP2 board (signal names from schema)	UP-board			UP-board	UP2 board(signal names from schema)
3V3	3V3	1	2	5V	5V
HAT_I2C1_SDA	GPIO1/I2C1_SDA	3	4	5V	5V
HAT_I2C1_SCL	GPIO2/I2C1_SCL	5	6	Ground	Ground
HAT_ANALOG_IN1-HAT_R_GPIO1	GPIO3	7	8	GPIO16/UART_TX	HAT_UART1_TXD
Ground	Ground	9	10	GPIO17/UART_RX	HAT_UART1_RXD
HAT_ANALOG_IN2-HAT_UART1_R_R	GPIO4	11	12	GPIO18/I2S_CLK	HAT_I2S6_BCLK
HAT_ANALOG_IN3-HAT_R_GPIO2	GPIO5	13	14	Ground	Ground
HAT_ANALOG_IN4-HAT_R_GPIO3	GPIO6	15	16	GPIO19	HAT_SPI_1_FS1
3V3	3V3	17	18	GPIO20	HAT_SPI_1_RXD
HAT_SPI_0_TXD	GPIO7/SPI_MOSI	19	20	Ground	Ground
HAT_SPI_0_RXD	GPIO8/SPI_MISO	21	22	GPIO21	HAT_SPI_1_TXD
HAT_SPI_0_CLK	GPIO9/SPI_CLK	23	24	GPIO22/SPI_CSON	HAT_SPI_0_FS0
Ground	Ground	25	26	GPIO23/SPI_CS1N	HAT_SPI_0_FS1
HAT_I2C0_SDA	GPIO10/I2CO_SDA	27	28	GPIO24/I2CO_SCL	HAT_I2C0_SCL
HAT_GPIO4	GPIO11	29	30	Ground	Ground
HAT_SPI_1_CLK	GPIO12	31	32	GPIO25/PWM0	HAT_PWM0
HAT_PWM1	GPIO13/PWM1	33	34	Ground	Ground
HAT_I2S6_WS_SYNC	GPIO14/I2S_FRM	35	36	GPIO26	HAT_UART1_CTS
HAT_SPI_1_FS0	GPIO15	37	38	GPIO27/I2S_DATAIN	HAT_I2S6_SDI
Ground	Ground	39	40	GPIO28/I2S_DATAOUT	HAT_I2S6_SDO





name on RTL-code	Location	I/O Bank	I/O Standard - VCCIO	VREF Group	SIO_SPI_2_FS2	PIN_F8	6	1.8 V	B6_N0
AVS_12S2_MCLK	PIN_F4	1B	1.8 V	B1_N0	SIO_SPI_2_RXD	PIN_E12	6	1.8 V	B6_N0
BT_HOST_WAKE	PIN_E8	8	1.8 V	B8_N0	SIO_SPI_2_TXD	PIN_E10	6	1.8 V	B6_N0
nSTATUS	PIN_C4	8	1.8 V	B8_N0	GPIO_EXHAT_LVDSOn	PIN_K5	3	3.3V	B3_N0
CONF_DONE	PIN_C5	8	1.8 V	B8_N0	GPIO_EXHAT_LVDSOp	PIN_J5	3	3.3V	B3_N0
CONFIG SEL	PIN D7	8	1.8 V	B8_N0	GPIO_EXHAT_LVDS1n	PIN_J6	3	3.3V	B3_N0
CPU_prog_JTAG_TCK	PIN_G2	1B	1.8 V	B1_N0	GPIO_EXHAT_LVDS1p	PIN_K6	3	3.3V	B3_N0
CPU_prog_JTAG_TDI	PIN_F5	1B	1.8 V	B1_N0	GPIO_EXHAT_LVDS2n	PIN_J7	3	3.3V	B3_N0
CPU_prog_JTAG_TDO	PIN_F6	1B	1.8 V	B1_N0	GPIO_EXHAT_LVDS2p	PIN_K7	3	3.3V	B3_N0
					CDIO EVILAT I MOCO-	PIN J8	3	3.3V	B3 NO
CPU_prog_JTAG_TMS	PIN_G1	1B	1.8 V	B1_N0	GPIO_EXHAT_LVDS3n				
enableJTAG	PIN_E5	1B	1.8 V	B1_N0	GPIO_EXHAT_LVDS3p	PIN_K8	3	3.3V	B3_N0
FPGA_fw_reload	PIN_E7	8	1.8 V	B8_N0	GPIO_EXHAT_LVDS4n	PIN_L5	3	3.3V	B3_N0
FPGA_OE	PIN_D8	8	1.8 V	B8_N0	GPIO_EXHAT_LVDS4p	PIN_L4	3	3.3V	B3_N0
FPGA_RST	PIN_B9	8	1.8 V	B8_N0	GPIO_EXHAT_LVDS5n	PIN_M4	3	3.3V	B3_N0
12C SCLO	PIN_A7	8	1.8 V	B8_N0	GPIO EXHAT LVDS5p	PIN M5	3	3.3V	B3_N0
DC SCL1	PIN_A9	8	1.8 V	B8_N0	GPIO_EXHAT_LVDS6n	PIN_N4	3	3.3V	B3_N0
DC SCL5				20_110	GPIO_EXHAT_LVDS6p	PIN N5	3	3.3V	B3 N0
	PIN_B10	8	1.8 V	B8_N0		PIN_N6	3	3.3V	B3_N0
12C_SCL2					GPIO_EXHAT_LVDS7n				
DC_SCL6	PIN_C10	8	1.8 V	B8_N0	GPIO_EXHAT_LVDS7p	PIN_M7	3	3.3V	B3_N0
12C_SCL3	111_010		1.0 4	D0_140	12C_VLS_OE0	PIN_N7	3	3.3V	B3_N0
LC_SDA0	PIN_A8	8	1.8 V	B8_N0	12C_VLS_OE1	PIN_N8	3	3.3V	B3_N0
12C_SDA1	PIN_A10		1.8 V	B8_N0	GPIO_EXHAT_PLL1_INn	PIN_G5	2	3.3V	B2_N0
12C SDA5				AND DESCRIPTION	GPIO_EXHAT_PLL1_INp	PIN_H6	2	3.3V	B2_N0
12C_SDA2	PIN_A11	8	1.8 V	B8_N0	GPIO_EXHAT_PLL1_OUTn	PIN_M3	2	3.3V	B2_N0
					GPIO_EXHAT_PLL1_OUTp	PIN L3	2	3.3V	B2_N0
12C_SDA6	PIN_C9	8	1.8 V	B8_N0	HAT_GPIO4	PIN NII	3	3,3V	B3 N0
I2C_SDA3	1000000								
ISH_GPIO_0	PIN_D1	1A	1.8 V	B1_N0	HAT_DOO_SCL	PIN_J1	2	3.3V	B2_N0
ISH_GPIO_1	PIN_C2	1A	1.8 V	B1_N0	HAT_DOO_SDA	PIN_J2	2	3.3V	B2_N0
ISH_GPIO_2	PIN_C1	1A	1.8 V	B1_N0	HAT_12C1_SCL	PIN_J9	5	3.3V	B5_N0
ISH_GPIO_3	PIN_B1	1A	1.8 V	B1_N0	HAT_EC1_SDA	PIN_J10	5	3.3V	B5_N0
ISH_GPIO_4	PIN_E1	1.A	1.8 V	B1_N0	HAT_DS6_BCLK	PIN_K10	5	3.3V	B5_N0
ISH_GPIO_5	PIN_E3	1A	1.8 V	B1_N0	HAT_ES6_SDI	PIN_K12	5	3.3V	B5 N0
					HAT_12S6_SDO	PIN_J12	5	3.3V	B5_N0
ISH_GPIO_6	PIN_E4	1A	1.8 V	B1_N0	HAT_DS6_WS_SYNC	PIN_K11	5	3.3V	B5_N0
ISH_GPIO_7	PIN_F1	1A	1.8 V	B1_N0	HAT_PWM0				
ISH_GPIO_8	PIN_G4	1B	1.8 V	B1_N0		PIN_M2	2	3.3V	B2_N0
ISH_GPIO_9	PIN_H2	1B	1.8 V	B1_N0	HAT_PWM1	PIN_L12	5	3.3V	B5_N0
ISH_GPIO_10	PIN_H3	1B	1.8 V	B1_N0	HAT_R_GPI01	PIN_M13	3	3,3V	B3_N0
IGH CDIO 11	DBI III	1D	1 0 37	DI NO	HAT_R_GPIO2	PIN_M12	3	3.3V	B3_N0
ISH_GPIO_11	PIN_H1	1B	1.8 V	B1_N0	HAT_R_GPIO3	PIN_N12	3	3.3V	B3_N0
ISH_GPIO_12	PIN_B7	8	1.8 V	B8_N0	HAT_SPI_0_CLK	PIN_H10	5	3.3V	B5_N0
ISH_GPIO_13	PIN_G10		1.8 V	B6_N0		PIN_H8	5	3,3V	B5_N0
ISH_GPIO_14	PIN_G9	6	1.8 V	B6_N0	HAT_SPI_0_FS0				
ISH GPIO 15	PIN A5	8	1.8 V	B8 N0	HAT_SPI_0_FS1	PIN_H9	5	3.3V	B5_N0
LPSS_UART1_CTS	PIN_A6	8	1.8 V	B8_N0	HAT_SPI_0_RXD	PIN_G13	5	3.3V	B5_N0
LPSS_UART1_RTS	PIN_A4	8	1.8 V	B8_N0	HAT_SPI_0_TXD	PIN_G12	5	3,3V	B5_N0
LPSS_UART1_RXD	PIN_A3	8	1.8 V	B8_N0	HAT_SPI_1_CLK	PIN_M1	2	3.3V	B2_N0
	PIN_A2		1.8 V		HAT_SPI_1_FS0	PIN N2	2	3,3V	B2 N0
LPSS_UART1_TXD		8		B8_N0	HAT SPI 1 FS1	PIN N3	2	3.3V	B2 N0
OSC_CLK_OUT_0	PIN_E13	6	1.8 V	B6_N0	HAT_SPI_1_RXD	PIN_K1	2	3.3V	B2_N0
OSC_CLK_OUT_1	PIN_F13	6	1.8 V	B6_N0	HAT_SPI_1_TXD		2	3.3V	
PWM0	PIN_E9	6	1.8 V	B6_N0		PIN_K2			B2_N0
PWM1	PIN_D9	6	1.8 V	B6_N0	HAT_UART1_CTS	PIN_L13	5	3.3V	B5_N0
SDIO_CLK	PIN B2	8	1.8 V	B8_N0	HAT_UART1_R_RTS	PIN_K13	5	3.3V	B5_N0
SDIO_CMD	PIN_D6	8	1.8 V	B8_N0	HAT_UART1_RXD	PIN_J13	5	3.3V	B5_N0
SDIO_D0	PIN_B3	8	1.8 V	B8_N0	HAT_UART1_TXD	PIN_H13	5	3,3V	B5_N0
SDIO_DO	PIN B4	8	1.8 V	B8_N0	LEDO_3V3	PIN_H5	2	3.3V	B2_N0
					LED1_3V3	PIN_H4	2	3.3V	B2_N0
SDIO_D2	PIN_B5	8	1.8 V	B8_N0	LED2_3V3	PIN_L1	2	3.3V	B2_N0
ZDIO_D3	PIN_B6	8	1.8 V	B8_N0	LED3_3V3	PIN_L2	2	3.3V	B2_N0
SDIO_PWR_DOWN	PIN_E6	8	1.8 V	B8_N0		PHN_LZ	2	).JV	DZ_INO
SIO_SPI_0_CLK	PIN_C12	6	1.8 V	B6_N0	LPC_CLKRU_N	PIN_L11	3	3.3V	B3_N0
SIO_SPI_0_FS0	PIN_D11		1.8 V	B6_N0	UART2_CTS_3V3		1000	2.2.1	
SIO_SPI_0_FS1	PIN_D13		1.8 V	B6_N0	LPC_FRAME_R	PIN_L10	3	3,3V	B3_N0
SIO_SPI_0_RXD	PIN B12		1.8 V	B6_N0	FPGA_CEC_IN	LIN_TIO	)	y.J.¥	סאו_רם
SIO_SPI_0_TXD	PIN_B13		1.8 V	B6_N0	LPC R ADO				
			1.8 V 1.8 V		UART2_RTS_3V3	PIN_M11	3	3.3♥	B3_N0
AVS_ESS_SDI	PIN_C11			B6_N0					
AVS_I2S2_WS_SYNC	PIN_C13		1.8 V	B6_N0	LPC_R_AD1	PIN_M10	3	3.3V	B3_N0
PWM3	PIN_D12		1.8 V	B6_N0	FPGA_CEC_OUT				
AVS_I2S2_SDO	PIN_B11		1.8 V	B6_N0	LPC_R_ADD	PIN_M9	3	3.3V	B3_N0
AVS_I2S2_BCLK	PIN_A12	6	1.8 V	B6_N0	EXHAT_MUX1	I. IIA MIA	,	).JV	סאד"כם
SIO_SPI_2_CLK	PIN_F12		1.8 V	B6_N0	LPC R AD3				
SIO_SPI_2_FS0	PIN F10		1.8 V	B6 N0	EXHAT MUXO	PIN_M8	3	3.3V	B3_N0
		6	1.8 V	B6_N0					
SIO_SPI_2_FS1	PIN_F9	0	1.0 V	TIQ_140	LPC_R_CLKOUTO	PIN N9	3	3.3V	B3 N0
					UART2_RXD_3V3	7			
					INT_SERIRQ_R	PIN N10	3	3.3V	B3 NO
					TEL DOM CONTEN ATES	L'IIN INIU	2	J.J.V	DJ_INO
					UART2_TXD_3V3	1000 - CONTRACT			























































GND\_CAM

8 GP\_CAMERASB10 0-04 R611 FLASH\_RESET\_N







#### +V2.8S for CAMERA





#### +V1.8S for CAMERA





### +V1.2S for CAMERA







































































### HISTORY

ATE	Revision	Description	DATE	Revision	Description
016.10.19	A02	1. Add LPDDR4 x2 on page 7,18,19.	2016.12.23	A03	1. Remove HDMl0 and add DP port on page 8,32.
		2. Remove R47 and R46,R75,R78,R67,R728 mount on page 11,12.			2. Add LPSS_UART1_TXD H/W strap pin of pull down resistor on page 11.
		3. R178 Change to 10K on page 13.			3. Add enableJTAG control by SOC on page 12.
		4. VCCIOA Change to +VDDQ on page 14.			4. Add power LED control by SUS_STAT# on page 13,43.
		5. Remove VDDQ resistor on page 16,17.			5. Add Mini SATA & Mini PCIE of select pin on page 13,23.
		6. Add HPD pull high resistor on page 21,32.			6. Add USB3.0 bypass resistor on page 25,26.
		7. Add DDI0_BKLTEN and DDI0_VDDEN pull down resistor on page 21.			7. Change CN15 to DIP package on page 27.
		8. Add U16, U37 and U40 enable pin of pull high resistor on page 21,32.			8. Add U45 CS control pin by ISH_GPIO_2 on page 36.
		9. Change I2C_3V3_SCL7 of pull high resistor connect to +V3.3A on page 21.			9. Remove GPIO/EXHAT_LVDS8n/p on page 37.
		10. CN6 power Change to +V3.3A on page 21.			10. Add I2C0 and I2C1of level shift IC on page 38.
		11. U69 and U46 power Change to +V1.8S on page 22,36.			11. Add +VLDOA1_2.5V for CPLD on page 38,42.
		12. Add LPC resistor on page 23.			12. Change Q39 to FDS6681Z on page 39.
		13. CN15 change to SMD package on page 27.			13. Change D22 to MMSZ5232B on page 39.
		14. Add EMMC_CMO pull high resistor on page 34.			14. Change L16 package on page 40.
		15. Add R765 for over voltage protection on page 39.			15. Change Q23 to FDMS3664S on page 41.
		16. R35,R36,R38,R40 change to 4,7K on page 9.			16. Change Q25 to FDMC4435BZ on page 42.
		17. Add DDR ID strap pin on page 12.			17. Remove UART2 and add SIO_SPI1,PMW3,DMIC,I2S6 CPLD JTAG on page 11,12,37,
		18. Add SATA and PCIE control function pin on page 12,23.			18. Change R519,R527,R547 value for OCP on page 41.
		19. Add +V1,5S for mini card on page 23.	2017.03.29	A10	1. Change HDMI_CEC control by FPGA on page 12,33,38.
		20. SATA power change to +V5S on page 24.			2. Add UART2 bus connect to FPGA on page 11,38.
		21. Swap USB3.0 signals on CN13 on page 25.			3. Delete SD Card function on page 11.
		22. C211,C218,C226 change to 22uF on page 26,27,28.			Remove R800 and control by BIOS on page 23.
		23. Modify LAN LED signal on page 30,31.			5. Add R833 for DP power on page 32.
		24. LAN ISOLATEB power change to +V3.3S on page 30,31.			6. Add I2C level shift for EXHAT on page 37.
		25. Remove SATA signal in CN21 on page 37.			7. Change LPC bus connect to EXHAT on page 37.
		26. Add CPLD 1.8V and 3.3V bypass resistor on page 38.			8. R628 mount for ISH_GPIO_15 on page 38.
		27. Add pull down resistor for VREG3.3_PG on page 40.			9. Change LPC to 1.8V mode on page 11.
		28. Change Q22 high side power to +V5A on page 41.			10. Add UIM bus on page 22,23.
		29. Modify +V5S and +V3.3S power switch circuit on page 43.	2017.04.20	A10	11. Add DC wafer on page 39.
					12. Reserved PM_SLP_S3#_3P3 control for USB power on page 25,26,27.
			2017.10.13	A11	1. Add reset for 2M camera on page 8,20.
					2. U77 mounted on page 11.
					3. Add BOARD ID BIT2 on page 12.
					4. Add WIFI_M2_RST# for WIFI on page 12,22.
					5. Changed USB connector package on page 26.
					6. Modify OE pin of U77, U69, U46 by LEVEL_SHIFT_EN_1V8 on page 11,22,36.
					7. Swap I2C5 & 6 with I2C2 & 3 on page 37,38.
					Add resistor and Capacitance for LPC on page 37.
					9. Add OSC 24MHz for FPGA on page 38.
			2017.11.22	A11	10. Changed pad of test point (TP63,TP64) on page 13.
					11. Add BUF PLT RST# on EXHAT on page 37.

