


SoC DDI

TCP Port Signal Mapping For DisplayPort*

Description	Signal Mapping	
	TCP	DP++
Main Link (Tx)	TCP_TX0	DP Lane_0
	TCP_TX1	DP Lane_0
	TCP_TX0X0	DP Lane_1
	TCP_TX0X1	DP Lane_1
	TCP_TX0X2	DP Lane_2

Note: Apply to TCP ports only.

Design note:
INTERNAL 20K PD ON GPP_E22 PIN



DDIA to LVDS

TCP2 GPIO

DDIB to eDP

TCP0 to DP++

TCP1 to HDMI2.1

TCP2 to Type-C

STRAP: TBT LSX #2 PINS VCCIO CONFIGURATION

GPPC_D10

0 - 1.8V(DEFAULT)
1 - 3.3V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB

STRAP: TBT LSX #3 PINS VCCIO CONFIGURATION

GPPC_D12

0 - 1.8V(DEFAULT)
1 - 3.3V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB

STRAP: TBT LSX #1 PINS VCCIO CONFIGURATION



GPPC_E21

0 - 1.8V(DEFAULT)
1 - 3.3V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB

STRAP: TBT LSX #0 PINS VCCIO CONFIGURATION

DDP1_CTRLDATA

0 - 1.8V(DEFAULT)
1 - 3.3V
WEAK INTERNAL PD 20K
SAMPLING - RSMRSTB



Function	Port	DDI Signal Name	eDP* Signal Name
BKLT Enable		EDP_BKLTEN - DDIA DDPC_CTRLCL - DDIB	eDPA_BKLT_EN eDPB_BKLT_EN
BKLT Control		EDP_BKLTCTL - DDIA DDPC_CTRLDATA - DDIB	eDPA_BRIGHTNESS eDPB_BRIGHTNESS
HPD		DDSP_HPDA - DDIA DDSP_HPDB - DDIB	eDPA_HPD eDPB_HPD
VDD Enable		EDP_VDDEN - DDIA DISP_MISC_C - DDIB	eDPA_VDDEN eDPB_VDDEN

<Variant Name>

As an ASUS Company


AAEON Technology INC.

Title: **SoC DDI**


Size: **Document Number** Rev: **A0.1_0_0**

Date: **Friday, November 12, 2021** Sheet: **4** of **51**



```
0 - SECURITY MEASURES NOT OVERRIDEN(DEFAULT)
1 - OVERRIDEN
WEAK INTERNAL PD 20K
SAMPLING - PCH_PWROK
```




DDIA to LVDS




DIO




CPU FAN




SATA




<Variant Name>			
		AAEON Technology INC.	
Title		SATA/DIO/FAN	
Size	Document Number	Rev	
B	GENE-ALP6/EGENEALP6A01A0.1_0_0		
Date:	Friday, November 12, 2021	Sheet 33	of 51

BIOS




SPI0_SI R182 X/0 5% R0201 SPI0_SI_CON
 SPI0_SO R164 X/0 5% R0201 SPI0_SO_CON
 SPI0_CS0# R206 X/0 5% R0201 SPI0_CS0#_CON
 SPI0_CLK R174 X/0 5% R0201 SPI0_CLK_CON




Voltage Monitor(Vcore, Vmem) Temperature Monitor(CPU, SYS)

The best voltage input level is about 1V.




eSPI Connector




<Variant Name>

AAEON Technology INC.	
AAEON An ASUS Company	Title: BIOS/ eSPI/ HW Monitor Size: Custom Date: Friday, November 12, 2021
Document Number: GENE-ALP6/EGENEALP6A01A0.1_0_0 Sheet: 39 of 51	Rev:


Power Input




Front Panel




Wake On Modem




Reset Circuit




Discharge Circuit




LED



Speaker



Mounting Holes



M3

material

PCB



M4

material

SMT



M7

material

(TF)BIOS Label.AMI.AMI-ApiloTM DT(C)2006

<Variant Name>



AAEON Technology INC.			
Title	Power Input/ MISC		
Size	Document Number	Rev	
Custom	GENE-ALP6/EGENEALP6A	01.A0.1_0_0	
Date:	Friday, November 12, 2021	Sheet	40 of 51