




EMB-BT7-B10 Block Diagram



Power Up Sequence








SOC GPIO	Use As	Signal Name	Int & Ext Pull-up/down	Power
GPIO_S0_SC[00]	Native	NC	INT PD	+1.8VS
GPIO_S0_SC[01]	Native	NC	INT PD	+1.8VS
GPIO_S0_SC[02]	Native	SATA_LED#	EXT PU	+1.8VS
GPIO_S0_SC[03]	Native	CLKREQ WLAN#	INT PU & EXT PU	+1.8VS
GPIO_S0_SC[04]	Native	CLKREQ1# (NC)	INT PU & EXT PU	+1.8VS
GPIO_S0_SC[05]	Native	CLKREQ2# (NC)	INT PU & EXT PU	+1.8VS
GPIO_S0_SC[06]	Native	CLKREQ GLAN#	INT PU & EXT PU	+1.8VS
GPIO_S0_SC[07]				
GPIO_S0_SC[08]	Native	ACZ_RST#	INT PD	+1.5VS
GPIO_S0_SC[09]	Native	ACZ_SYNC	INT PD	+1.5VS
GPIO_S0_SC[10]	Native	ACZ_BCLK	INT PD	+1.5VS
GPIO_S0_SC[11]	Native	ACZ_SDOUT	INT PD	+1.5VS
GPIO_S0_SC[12]	Native	ACZ_SDINO_AUD	INT PD	+1.5VS
GPIO_S0_SC[13]	Native	NC	INT PD	+1.5VS
GPIO_S0_SC[14]	Native	NC	INT PD	+1.5VS
GPIO_S0_SC[15]	Native	NC	INT PD	+1.5VS
GPIO_S0_SC[16]	Native	NC	INT PD	+1.8VS
GPIO_S0_SC[24:17]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[25]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[26]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[27]	Native	NC	INT PD	+1.8VS
GPIO_S0_SC[31:28]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[32]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[33]	Native	SD3_CLK	INT PD & EXT PU	+1.8VS/+3VS
GPIO_S0_SC[37:34]	Native	SD3_D[3:0]	INT PU & EXT PU	+1.8VS/+3VS
GPIO_S0_SC[38]	Native	SD3_CD#	INT PU & EXT PU	+1.8VS
GPIO_S0_SC[39]	Native	SD3_CMD	INT PU & EXT PU	+1.8VS/+3VS
GPIO_S0_SC[40]	Native	SD3_1P8_EN	INT PD	+1.8VS
GPIO_S0_SC[41]	Native	SD3_PWR_EN#	INT PU & EXT PU	+1.8VS
GPIO_S0_SC[45:42]	Native	LPC_AD[3:0]	INT PU	+3VS
GPIO_S0_SC[46]	Native	LPC_FRAME#	INT PU	+3VS
GPIO_S0_SC[47]	Native	L_CLKOUT0	INT PD	+3VS
GPIO_S0_SC[48]	Native	L_CLKOUT1	INT PD	+3VS
GPIO_S0_SC[49]	Native	PM_CLKRUN#_R	INT PU & EXT PU	+3VS
GPIO_S0_SC[50]	Native	INT_SERIRQ_SOC_R	INT PU	+1.8VS
GPIO_S0_SC[51]	Native	SMB_DATA_SOC	INT PU & EXT PU(NC)	+1.8VS
GPIO_S0_SC[52]	Native	SMB_CLK_SOC	INT PU & EXT PU(NC)	+1.8VS
GPIO_S0_SC[53]	Native	SMB_ALERT#_SOC	INT PU & EXT PU	+1.8VS
GPIO_S0_SC[54]	GPI	EC_SMB_INT2#		
GPIO_S0_SC[55]	GPO	WWAN_ON#		+1.8VS
GPIO_S0_SC[56]	GPI	STRAP_A16_SWAP	EXT PU	+1.8VS
GPIO_S0_SC[57]	GPO	UART_TXD_DBG		+1.8VS
GPIO_S0_SC[58]	GPI	MEMID0		+1.8VS
GPIO_S0_SC[59]	GPI	MEMID1		+1.8VS
GPIO_S0_SC[60]	GPI	MEMID2		+1.8VS
GPIO_S0_SC[61]	GPI	UART_RXD_DBG		+1.8VS
GPIO_S0_SC[62]	Native	NC		+1.8VS
GPIO_S0_SC[63]	GPI	I2S_2_FRM	EXT PU	+1.8VS
GPIO_S0_SC[64]	Native	NC		+1.8VS
GPIO_S0_SC[65]	GPI	I2S_2_TXD	EXT PU	+1.8VS
GPIO_S0_SC[66]	GPI	PCB_ID0	EXT PD	+1.8VS
GPIO_S0_SC[67]	GPI	PCB_ID1	EXT PD	+1.8VS
GPIO_S0_SC[68]	Native	NC		+1.8VS
GPIO_S0_SC[69]	Native	NC		+1.8VS
GPIO_S0_SC[77:70]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[83:78]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[84]	Native	EC_SMB_DAT2		+1.8VS
GPIO_S0_SC[85]	Native	EC_SMB_CLK2		+1.8VS
GPIO_S0_SC[86]	Native	EC_SMB_DAT3		+1.8VS
GPIO_S0_SC[87]	Native	EC_SMB_CLK3		+1.8VS
GPIO_S0_SC[88]	GPO	WLAN_LED	INT PU	+1.8VS
GPIO_S0_SC[89]	GPO	BT_LED	INT PU	+1.8VS
GPIO_S0_SC[90]	Native	NC	INT PU	+1.8VS
GPIO_S0_SC[91]	GPIO	SD3_WP	INT PU & EXT PU(NC)	+1.8VS
GPIO_S0_SC[92]	GPO	WLAN_ON#		+1.8VS
GPIO_S0_SC[93]	GPO	BT_ON#		+1.8VS
GPIO_S0_SC[94]	Native	NC		+1.8VS
GPIO_S0_SC[95]	Native	NC		+1.8VS
GPIO_S0_SC[1019]	Native	NC		+1.8VS





[illegible]


HDMI



Straps








no need VSS sense?





U4G

10MIL
10MIL
10MIL





BAY_TRAIL_M

N/A




ASUS		Title : CPU_PWR	
ASUSTeK COMPUTER INC.		Engineer:	
Size B	Project Name EMB-BT7	Rev R2.00	
Date: Friday, October 04, 2019		Sheet 12	of 60










0.3B Beta



Title : DDR3_POWER

ASUSTEK COMPUTER INC

Engineer:

Size
A




Project Name

EMB-BT7




Rev
R2.00

Date: Friday, October 04, 2019

Sheet 18 of 60




VGA connect



EMB-B77

ASUS		Title : VGA	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	EMB-B77	
C		Rev	
Date: Friday, October 04, 2019		Sheet	19 of 60

POWER for HDMI and VGA



[8] H_DVI_TXCN
[8] H_DVI_TXCP
[8] H_DVI_TXDN2
[8] H_DVI_TXDP2
[8] H_DVI_TXDN1
[8] H_DVI_TXDP1
[8] H_DVI_TXDN0
[8] H_DVI_TXDP0

20160315
GR8 set to 2.7k
GR10 stuff

H_DVI_TXCN GCX8 2 1 0.1UF/16V H_DVI_TXCN_C
H_DVI_TXCP GCX7 2 1 0.1UF/16V H_DVI_TXCP_C
H_DVI_TXDN2 GCX8 2 1 0.1UF/16V H_DVI_TXDN2_C
H_DVI_TXDP2 GCX8 2 1 0.1UF/16V H_DVI_TXDP2_C
H_DVI_TXDN1 GCX1 2 1 0.1UF/16V H_DVI_TXDN1_C
H_DVI_TXDP1 GCX2 2 1 0.1UF/16V H_DVI_TXDP1_C
H_DVI_TXDN0 GCX4 2 1 0.1UF/16V H_DVI_TXDN0_C
H_DVI_TXDP0 GCX3 2 1 0.1UF/16V H_DVI_TXDP0_C

[8] S_DVI_HPD

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1

EQ_0

OC_2

OC_3

OC_1

OC_0

EQ_1


EQ_0

OC_2

OC_3



OC_1

OC_0




GPIO request for CH7511reset:
BIOS: Reset after GPIO (Panel
ID) readied

Power Plane	Integrated PU/PD Resistors	During Reset	Immediately after Reset	S4/S5
Suspend	PD 20K	Low	Low	Defined




J1	PAN VOL SEL
1-2	5V
2-3	3V (Default)
EMPTY	None

LCD panel Voltage SEL




2015/07/22 update by Kevin
Increase the width of power trace to 80 mil





INVERTER


J2	INV VOL SEL
1-2	12V
2-3	5V (Default)
EMPTY	None

INV CTL SEL

J3	DC & PWM SEL
1-2	DC CTL (Default)
2-3	PWM CTL
EMPTY	None



LVDS DF13 CONNECTOR



Follow AAEON LCD cable pin definition



MINI Card 1

Controller Link:
Clink Supported on
Minicard only

2015/1/19 modify for 1.01

From PCH

PCIE_TXP0_WLAN << WC66 1 2 0.1UF/16V
PCIE_TXN0_WLAN << WC65 1 2 0.1UF/16V
PCIE_RXP0_WLAN << ZC5 1 2 00hm N/A
PCIE_RXN0_WLAN << ZC4 1 2 00hm N/A

CK_100M_WIFI_0P <<<
CK_100M_WIFI_ON <<<

PCIE_WAKE# <<< [10,25,29,31,45]

CK_100M_WIFI_0P WR68 1 2 5PF/50V N/A
CK_100M_WIFI_ON WR67 1 2 5PF/50V N/A

MINI_PCL_LATCH_52P

Full Size

2.75A (For mPCI-E 1.2 SPEC)

0.5A (For mPCI-E 1.2 SPEC)

R2.00
Del USB2.0 support on Mini Card1 by JSW confirmed..

R2.00
Del UIM support on Mini Card1 by JSW confirmed..

CLK_PCIE_MINI_REQ#1 R6 1 2 10KOhm
WLAN_z_DIS# R178 2 1 10KOhm
PCIE_WAKE# R5 1 2 10KOhm

From system SMBUS SB power well




NUT_WLAN1_1



13GMBKXC040B-1

N/A

NUT_WLAN1_1 is locks into
NUT_WLAN1.
No C18 symbol, so use ILM symbol
place it.




Place Caps near connector

2015/1/19 modify for 1.01

1.01

Imax=0.8A



2015/1/19 modify for 1.01



2015/1/19 modify for 1.01

ASUS		Title : Mini_Card1_PCIE	
ASUSTEK COMPUTER INC		Engineer:	
Size B	Project Name EMB-BT7	Date: Friday, October 04, 2019	Rev R2.00
Sheet 22 of 60			

R2.00

Remove PCIe to SATA bridge
by JSW confirmed.

		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	EMB-BT7	R2.00	
Date: Friday, October 04, 2019		Sheet 23 of 60	




R2.00

Del SATA3G_1, SATA6G_1, SATA6G_2 and
1.25V LDO of ASM1061.





33/34 pin ground pad need ground via

The distance from U3301.24 to L3301 within 200 mil.
The distance from L3301 to C3347 within 200 mil.





PCIE Tx,Rx方向是以南橋為觀點
chip pin Tx,Rx是以chip為觀點


CLKREQ_GLAN2#, PCIE_WAKE#
should be PU on the host side







Each Cap close to
each pin of IC of
pin22



Realtek suggests 3V_LAN raise time >1ms






R2.00

Remove PCIe switch.

		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	EMB-BT7	R2.00	
Date: Friday, October 04, 2019		Sheet	27 of 60


R2.00

Remove PCIex1 Connector.







		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	EMB-BT7	R2.00	
Date: Friday, October 04, 2019		Sheet	28 of 60

33/34 pin ground pad need ground via

The distance from U3301.24 to L3301 within 200 mil.
The distance from L3301 to C3347 within 200 mil.








CLKREQ_GLAN#, PCIE_WAKE# should be PU on the host side



Each Cap close to each pin of IC of pin22

Realtek suggests 3V_LAN raise time >1ms






MINI CARD2

Decouple Cap. (Near C_MINICARD1)

+3.003V~+3.597V
Max= 750 mA

+1.425V~+1.575V
Max= 375 mA




+3V -> 1.1A
+1.5V_W -> 0.5A

WLAN ON :
1 => WLAN Enabled
0 => WLAN Disabled


R2.00
Change pin2, pin24, pin52, pin39 and pin41 to +3VSB_MiniCard2 on MINI CARD2.

R2.00
Del USB2.0 support on Mini Card2.






[10,22,25,29,45] PCIE_WAKE#

R2.00
Del PCIe support on Mini Card2



Pin 43
mSATA : Floating
mini PCI-E : GND


Full Size / Half Size



Pin 49
mSATA : Device Active
mini PCI-E : Floating






Pin 49
mSATA : Stuff
mini PCI-E : NC

CLKREQ_MIN2# R289 1 2 10KOhm



2015/1/19 modify for 1.01

ALC892-GR: 02043-001600MI
ALC887-VD2-CG: 02043-001900MI



[illegible]

R2.00

Remove DIO function

		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size Custom	Project Name EMB-BT7	Rev R2.00	
Date: Friday, October 04, 2019		Sheet 33 of 60	1




BIOS




R2,00
Remove R55 and connect LPC CLK1 to DEBUG1, because clock buffer has been removed.

DEBUG PORT

1.01






SPI Interface






EMB-BT7


ASUS		Title :SINGLE BIOS_SPI-1	
ASUSTek Computer Inc.		Engineer:	
Size B	Project Name EMB-BT7	Rev R2.00	
Date: Friday, October 04, 2019		Sheet 34 of 60	



EMB-BT7 add power source
+5V_USB for USB Power.



2015/1/20 modify for 1.01








R2.00

Remove USB2.0 Hub.

		Title : EMPTY	
ASUSTeK COMPUTER INC.		Engineer:	
Size	Project Name	Rev	
Custom	EMB-BT7	R2.00	
Date: Friday, October 04, 2019		Sheet	37 of 60






Circuit in this page is also including in Back I/O demo circuit



R2.00
USB port2 connect to USB_23 connector,
because MINI_CARD2 don't need USB interface by JSW confirmed.


R2.00
USB port3 connect to USB_23 connector,
because USB_Hub IC has been removed.

Circuit in this page is also including in Back I/O demo circuit




R2.00

Remove USB_HUB56 Header

		Title : EMPTY	
ASUSTeK COMPUTER INC.		Engineer:	
Size	Project Name		Rev
Custom	EMB-BT7		R2.00
Date: Friday, October 04, 2019		Sheet	40 of 60


R2.00

Remove USB_HUB7 Header.








		Title : EMPTY	
ASUSTeK COMPUTER INC.		Engineer:	
Size	Project Name	Rev	
Custom	EMB-BT7	R2.00	
Date: Friday, October 04, 2019		Sheet	41 of 60

R2.00





Remove TPM function.

		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	EMB-BT7		R2.00
Date: Friday, October 04, 2019		Sheet	42 of 60

Resume Reset# function, it is power good signal of 3VSB, which is delayed 66ms as 3VSB arrives at 2.8V.
PWROK is delayed 400ms (default) as VCC arrives 2.8V, and the delay timing can be programmed via register (100ms ~ 400ms).




20150730
Update by Kevin
R579 change to 75k ohm
to solve AC power loss issue




R2.00



Remove COM1 and LPT conn

		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	EMB-BT7	R2.00	
Date: Friday, October 04, 2019		Sheet	44 of 60


COM2




2015/1/19 modify for 1.01



CASEOPEN (reserve)




WAKE ON MODEM




R2.00

Remove COM3~COM6 connectors.




mb_r0805




PWM FAN CONTROL (New)

TH: 0215 Fan




The best voltage input level is about 1V.

Remove KBMS connector.






R2.00

Remove LPC Clock buffer.

		Title : EMPTY	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	EMB-BT7	R2.00	
Date: Friday, October 04, 2019		Sheet	49 of 60

common Logo for all projects




Fiducial Mask (光學點)

光學點需要 6 ~ 10 顆，
LayoutRD會依空間大小及版本需求
擺放所需的光學點
所以兩種光學點都需畫入線路中，
最後再做刪除。

大顆十字光學點

小顆十字光學點




5
Delete it for EMS
4
You can only choose 6 pcs point for your project!Please choose them by your need!
3
2
1

Intel Platform(非G41)

Priority1,must choose if MB have these functions

1

LAN



2

PCIE GEN2/3


3

DDR3
DATA&CTRL



4


USB2.0



Priority2,can choose if MB have these functions(By project)


1

DP/DVI/HDMI



2

USB3.0




1

Priority3,can choose if MB have these functions(By project)

2


	W/P/S	single end impedance
DDR3 CLK	8/5/20	62ohm+/-15%
DMI	4/5/12	85ohm+/-15%
USB3	5/7/20	85ohm+/-15%
DP/DVI/HDMI	4/6/20	90ohm+/-15%
USB2.0	4.5/7.5/12	90ohm+/-15%
DDR3 DATA& CTRL	6.5mil	40ohm+/-15%
PCIE GEN2/3	5/5/16	80ohm+/-15%
LAN	4/8	100 ohm +/-15%

*** You can only choose 1 function to place point per block.





$I_o: 0.403A$



+3VSB ==> +1.5VS





When HDA_LPE_V1P5V1P8_S3 is powered by a V1P5S rail, the V1P5S rail sequencing should meet the same sequencing requirements as the V1P8S rail.









+V3A_DUAL ==>+1.8VSUS





EMB-BT7 schematic change list for R1.01A

2015/07/28

1. Solve PLX8605 reset issue
delete WR405 WC200 WQ23 WR403 WR402 WR404 WR350 WQ20 WR339 WQ19 WR338 WR341
add C449 U33 R586 R585 U34 R589 C450 D9 R588
R238 change to 0 ohm
2. Solve compatibility of PCIE card
add C500 C501
3. For spec.
WR216 set to NC

EMB-BT7 schematic change list for R1.10

2015/11/30

1. Add level shift of HDMI DDC singal

EMB-BT7 schematic change list for R1.11

2016/03/22

1. Modify SPI BIOS level shift circuit

EMB-BT7 schematic change list for R1.12 (Customer's request)

1. SATA singal connect to MINI_CARD2 from MINI_CARD1
2. memory slot change to low profire

EMB-BT7 schematic change list for R1.12A

2017/09/06

1. Modify SVID circuit

A

PG43: Change +1.2VSUS to +1.8VSUS, because +1.2VSUS related design has been removed.