



UP-SQUARE - APOLLO LAKE

DC INPUT: 5V



DC Jack



PMOS

EN: +V5ALDO_PMIC





Figure 4-1. Apollo Lake G3 Cold Boot Power-Up



EXHAT


Panasonic AXK6S60547YG

MAX10 GPIO/LVDS port	GPIO/EXHAT_LVDS0n	1	2	GPIO/EXHAT_LVDS1n	MAX10 GPIO/LVDS port
	GPIO/EXHAT_LVDS0p	3	4	GPIO/EXHAT_LVDS1p	
	GND	5	6	GND	
	GPIO/EXHAT_LVDS2n	7	8	GPIO/EXHAT_LVDS3n	
	GPIO/EXHAT_LVDS2p	9	10	GPIO/EXHAT_LVDS3p	
	GND	11	12	GND	
	GPIO/EXHAT_LVDS4n	13	14	GPIO/EXHAT_LVDS5n	
	GPIO/EXHAT_LVDS4p	15	16	GPIO/EXHAT_LVDS5p	
	GND	17	18	GND	
	GPIO/EXHAT_LVDS6n	19	20	GPIO/EXHAT_LVDS7n	
LPC	GPIO/EXHAT_LVDS6p	21	22	GPIO/EXHAT_LVDS7p	LPC
	GND	23	24	GND	
	GPIO/EXHAT_PLL1_INn	25	26	GPIO/EXHAT_PLL1_OUTn	
	GPIO/EXHAT_PLL1_INp	27	28	GPIO/EXHAT_PLL1_OUTp	
SPI	GND	29	30	GND	SPI
	INT_SERIRQ_R	31	32	LPC_R_CLKOUT0	
	LPC_CLKRU_N	33	34	GND	
	GND	35	36	LPC_R_AD3	
LPC	SIO_SPI_1_TXD	37	38	LPC_R_AD2	LPC
	SIO_SPI_1_RXD	39	40	LPC_R_AD1	
	SIO_SPI_1_FS0	41	42	LPC_R_AD0	
	SIO_SPI_1_FS1	43	44	GND	
I2C	SIO_SPI_1_CLK	45	46	LPC_FRAME_R	DMIC
	GND	47	48	GND	
	I2C_SCL2_3V3	49	50	AVS_DMIC_CLK_A1	
	I2C_SCL6_3V3				
	I2C_SDA3_3V3	51	52	AVS_DMIC_CLK_B1	
	I2C_SDA6_3V3				
	GND	53	54	AVS_DMIC_CLK_AB2	
	I2C_SCL2_3V3/EXHAT_MUX0	55	56	GND	
	I2C_SCL5_3V3				
	I2C_SDA3_3V3/EXHAT_MUX1	57	58	AVS_DMIC_DATA_1	
I2C	I2C_SDA5_3V3				I2C
	GND	59	60	AVS_DMIC_DATA_2	

HAT40

UP2 board (signal names from schema)	UP-board			UP-board	UP2 board(signal names from schema)
3V3	3V3	1	2	5V	5V
HAT_I2C1_SDA	GPIO1/I2C1_SDA	3	4	5V	5V
HAT_I2C1_SCL	GPIO2/I2C1_SCL	5	6	Ground	Ground
HAT_ANALOG_IN1-HAT_R_GPIO1	GPIO3	7	8	GPIO16/UART_TX	HAT_UART1_TXD
Ground	Ground	9	10	GPIO17/UART_RX	HAT_UART1_RXD
HAT_ANALOG_IN2-HAT_UART1_R_R	GPIO4	11	12	GPIO18/I2S_CLK	HAT_I2S6_BCLK
HAT_ANALOG_IN3-HAT_R_GPIO2	GPIO5	13	14	Ground	Ground
HAT_ANALOG_IN4-HAT_R_GPIO3	GPIO6	15	16	GPIO19	HAT_SPI_1_FS1
3V3	3V3	17	18	GPIO20	HAT_SPI_1_RXD
HAT_SPI_0_TXD	GPIO7/SPI_MOSI	19	20	Ground	Ground
HAT_SPI_0_RXD	GPIO8/SPI_MISO	21	22	GPIO21	HAT_SPI_1_TXD
HAT_SPI_0_CLK	GPIO9/SPI_CLK	23	24	GPIO22/SPI_CS0N	HAT_SPI_0_FS0
Ground	Ground	25	26	GPIO23/SPI_CS1N	HAT_SPI_0_FS1
HAT_I2C0_SDA	GPIO10/I2C0_SDA	27	28	GPIO24/I2C0_SCL	HAT_I2C0_SCL
HAT_GPIO4	GPIO11	29	30	Ground	Ground
HAT_SPI_1_CLK	GPIO12	31	32	GPIO25/PWM0	HAT_PWM0
HAT_PWM1	GPIO13/PWM1	33	34	Ground	Ground
HAT_I2S6_WS_SYNC	GPIO14/I2S_FRM	35	36	GPIO26	HAT_UART1_CTS
HAT_SPI_1_FS0	GPIO15	37	38	GPIO27/I2S_DATAIN	HAT_I2S6_SDI
Ground	Ground	39	40	GPIO28/I2S_DATAOUT	HAT_I2S6_SDO


name on RTL-code	Location	IO Bank	IO Standard - VCCIO	VREF Group					
AVS_DS2_MCLK	PIN_F4	1B	1.8 V	B1_NO	SIO_SPL2_FS2	PIN_F8	6	1.8 V	B6_NO
BT_HOST_WAKE	PIN_E8	8	1.8 V	B8_NO	SIO_SPL2_RXD	PIN_E12	6	1.8 V	B6_NO
nSTATUS	PIN_C4	8	1.8 V	B8_NO	SIO_SPL2_TXD	PIN_E10	6	1.8 V	B6_NO
CONF_DONE	PIN_C5	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS0n	PIN_K5	3	3.3V	B3_NO
CONFIG_SEL	PIN_D7	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS0p	PIN_J5	3	3.3V	B3_NO
CPU_prog_JTAG_TCK	PIN_G2	1B	1.8 V	B1_NO	GPIO_EXHAT_LVDS1n	PIN_J6	3	3.3V	B3_NO
CPU_prog_JTAG_TDI	PIN_F5	1B	1.8 V	B1_NO	GPIO_EXHAT_LVDS1p	PIN_K6	3	3.3V	B3_NO
CPU_prog_JTAG_TDO	PIN_F6	1B	1.8 V	B1_NO	GPIO_EXHAT_LVDS2n	PIN_J7	3	3.3V	B3_NO
CPU_prog_JTAG_TMS	PIN_G1	1B	1.8 V	B1_NO	GPIO_EXHAT_LVDS2p	PIN_K7	3	3.3V	B3_NO
enableTAG	PIN_E5	1B	1.8 V	B1_NO	GPIO_EXHAT_LVDS3n	PIN_J8	3	3.3V	B3_NO
FPGA_fw_reload	PIN_E7	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS3p	PIN_K8	3	3.3V	B3_NO
FPGA_OE	PIN_D8	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS4n	PIN_L5	3	3.3V	B3_NO
FPGA_RST	PIN_B9	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS4p	PIN_L4	3	3.3V	B3_NO
I2C_SCL0	PIN_A7	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS5n	PIN_M4	3	3.3V	B3_NO
I2C_SCL1	PIN_A9	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS5p	PIN_M5	3	3.3V	B3_NO
I2C_SCL5					GPIO_EXHAT_LVDS6n	PIN_M4	3	3.3V	B3_NO
I2C_SCL2	PIN_B10	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS6p	PIN_N5	3	3.3V	B3_NO
I2C_SCL6					GPIO_EXHAT_LVDS7n	PIN_N6	3	3.3V	B3_NO
I2C_SCL3	PIN_C10	8	1.8 V	B8_NO	GPIO_EXHAT_LVDS7p	PIN_M7	3	3.3V	B3_NO
I2C_SDA0	PIN_A8	8	1.8 V	B8_NO	I2C_VLS_OB0	PIN_N7	3	3.3V	B3_NO
I2C_SDA1	PIN_A10	8	1.8 V	B8_NO	I2C_VLS_OE1	PIN_N8	3	3.3V	B3_NO
I2C_SDA5					GPIO_EXHAT_PLL1_INn	PIN_G5	2	3.3V	B2_NO
I2C_SDA2	PIN_A11	8	1.8 V	B8_NO	GPIO_EXHAT_PLL1_INp	PIN_H6	2	3.3V	B2_NO
I2C_SDA6					GPIO_EXHAT_PLL1_OUTn	PIN_M3	2	3.3V	B2_NO
I2C_SDA3	PIN_C9	8	1.8 V	B8_NO	GPIO_EXHAT_PLL1_OUTp	PIN_L3	2	3.3V	B2_NO
ISH_GPIO_0	PIN_D1	1A	1.8 V	B1_NO	HAT_GPIO4	PIN_N11	3	3.3V	B3_NO
ISH_GPIO_1	PIN_C2	1A	1.8 V	B1_NO	HAT_I2C0_SCL	PIN_J1	2	3.3V	B2_NO
ISH_GPIO_2	PIN_C1	1A	1.8 V	B1_NO	HAT_I2C0_SDA	PIN_J2	2	3.3V	B2_NO
ISH_GPIO_3	PIN_B1	1A	1.8 V	B1_NO	HAT_I2C1_SCL	PIN_J9	5	3.3V	B5_NO
ISH_GPIO_4	PIN_E1	1A	1.8 V	B1_NO	HAT_I2C1_SDA	PIN_J10	5	3.3V	B5_NO
ISH_GPIO_5	PIN_E3	1A	1.8 V	B1_NO	HAT_DS6_BCLK	PIN_K10	5	3.3V	B5_NO
ISH_GPIO_6	PIN_B4	1A	1.8 V	B1_NO	HAT_DS6_SD1	PIN_K12	5	3.3V	B5_NO
ISH_GPIO_7	PIN_F1	1A	1.8 V	B1_NO	HAT_DS6_SDO	PIN_J12	5	3.3V	B5_NO
ISH_GPIO_8	PIN_G4	1B	1.8 V	B1_NO	HAT_DS6_WS_SYNC	PIN_K11	5	3.3V	B5_NO
ISH_GPIO_9	PIN_H2	1B	1.8 V	B1_NO	HAT_PWM0	PIN_M2	2	3.3V	B2_NO
ISH_GPIO_10	PIN_H3	1B	1.8 V	B1_NO	HAT_PWM1	PIN_L12	5	3.3V	B5_NO
ISH_GPIO_11	PIN_H1	1B	1.8 V	B1_NO	HAT_R_GPIO1	PIN_M13	3	3.3V	B3_NO
ISH_GPIO_12	PIN_B7	8	1.8 V	B8_NO	HAT_R_GPIO2	PIN_M12	3	3.3V	B3_NO
ISH_GPIO_13	PIN_G10	6	1.8 V	B6_NO	HAT_R_GPIO3	PIN_N12	3	3.3V	B3_NO
ISH_GPIO_14	PIN_G9	6	1.8 V	B6_NO	HAT_SPI0_CLK	PIN_H10	5	3.3V	B5_NO
ISH_GPIO_15	PIN_A5	8	1.8 V	B8_NO	HAT_SPI0_FSO	PIN_H8	5	3.3V	B5_NO
LPSS_UART1_CTS	PIN_A6	8	1.8 V	B8_NO	HAT_SPI0_FSI	PIN_H9	5	3.3V	B5_NO
LPSS_UART1_RTS	PIN_A4	8	1.8 V	B8_NO	HAT_SPI0_RXD	PIN_G13	5	3.3V	B5_NO
LPSS_UART1_RXD	PIN_A3	8	1.8 V	B8_NO	HAT_SPI0_TXD	PIN_G12	5	3.3V	B5_NO
LPSS_UART1_TXD	PIN_A2	8	1.8 V	B8_NO	HAT_SPI1_CLK	PIN_M1	2	3.3V	B2_NO
OSC_CLK_OUT_0	PIN_E13	6	1.8 V	B6_NO	HAT_SPI1_FSO	PIN_N2	2	3.3V	B2_NO
OSC_CLK_OUT_1	PIN_F13	6	1.8 V	B6_NO	HAT_SPI1_FSI	PIN_N3	2	3.3V	B2_NO
PWM0	PIN_E9	6	1.8 V	B6_NO	HAT_SPI1_RXD	PIN_K1	2	3.3V	B2_NO
PWM1	PIN_D9	6	1.8 V	B6_NO	HAT_SPI1_TXD	PIN_K2	2	3.3V	B2_NO
SDIO_CLK	PIN_B2	8	1.8 V	B8_NO	HAT_UART1_CTS	PIN_L13	5	3.3V	B5_NO
SDIO_CMD	PIN_D6	8	1.8 V	B8_NO	HAT_UART1_R_RTS	PIN_K13	5	3.3V	B5_NO
SDIO_D0	PIN_B3	8	1.8 V	B8_NO	HAT_UART1_RXD	PIN_J13	5	3.3V	B5_NO
SDIO_D1	PIN_B4	8	1.8 V	B8_NO	HAT_UART1_TXD	PIN_H13	5	3.3V	B5_NO
SDIO_D2	PIN_B5	8	1.8 V	B8_NO	LED0_3V3	PIN_H5	2	3.3V	B2_NO
SDIO_D3	PIN_B6	8	1.8 V	B8_NO	LED1_3V3	PIN_H4	2	3.3V	B2_NO
SDIO_PWR_DOWN	PIN_B6	8	1.8 V	B8_NO	LED2_3V3	PIN_L1	2	3.3V	B2_NO
SIO_SPL0_CLK	PIN_C12	6	1.8 V	B6_NO	LED3_3V3	PIN_L2	2	3.3V	B2_NO
SIO_SPL0_FSO	PIN_D11	6	1.8 V	B6_NO	LPC_CLKRUN				
SIO_SPL0_FSI	PIN_D13	6	1.8 V	B6_NO	UART2_CTS_3V3	PIN_L11	3	3.3V	B3_NO
SIO_SPL0_RXD	PIN_B12	6	1.8 V	B6_NO	LPC_FRAME_R				
SIO_SPL0_TXD	PIN_B13	6	1.8 V	B6_NO	FPGA_CEC_IN	PIN_L10	3	3.3V	B3_NO
AVS_DS2_SD1	PIN_C11	6	1.8 V	B6_NO	LPC_R_AD0				
AVS_DS2_WS_SYNC	PIN_C13	6	1.8 V	B6_NO	UART2_RTS_3V3	PIN_M11	3	3.3V	B3_NO
PWM3	PIN_D12	6	1.8 V	B6_NO	LPC_R_AD1				
AVS_DS2_SDO	PIN_B11	6	1.8 V	B6_NO	FPGA_CEC_OUT	PIN_M10	3	3.3V	B3_NO
AVS_DS2_BCLK	PIN_A12	6	1.8 V	B6_NO	LPC_R_AD2				
SIO_SPL2_CLK	PIN_F12	6	1.8 V	B6_NO	EXHAT_MUX1	PIN_M9	3	3.3V	B3_NO
SIO_SPL2_FS0	PIN_F10	6	1.8 V	B6_NO	LPC_R_AD3				
SIO_SPL2_FS1	PIN_F9	6	1.8 V	B6_NO	EXHAT_MUX0	PIN_M8	3	3.3V	B3_NO
					LPC_R_CLKOUT0				
					UART2_RXD_3V3	PIN_N9	3	3.3V	B3_NO
					INTERRUPT_R				
					UART2_TXD_3V3	PIN_N10	3	3.3V	B3_NO



<Core Design>



Title SOC_DISPLAY		
Size Custom	Document Number UP-APL01	Rev: A1.1
Date: Wednesday, November 22, 2017		Sheet: 8 of 45



<Core Design>

CPLD

REV:A1.0

CPLD

M.2
USB PANEL

CPLD (ALP I)

ADC/EXHAT (ALP I)

CPLD

U1F APL_SOC

UART

EMMC

SDIO


SPI

SDCARD

SPI NOR

LPC


APL_SOC_DDR3L



Boot BIOS Strap (BBS)	
SIO_SPI_1_CLK	
0	Boot from SPI
1	Do not boot from SPI (default)

Top swap override	
SIO_SPI_2_FS1	
0	Disable (default)
1	Override

Force DNX FW Load	
LPSS_UART2_TXD	
0	Do not force (default)
1	Enable



Flash Descriptor Override	
SIO_SPI_2_CLK	
0	No Override (Normal Operation)
1	Override

LPC 1.8V/3.3V Mode Select	
SIO_SPI_0_TXD	
0	3.3V mode
1	1.8V mode (default)

Allow SPI as a boot source	
LPSS_UART1_RTS	
0	Disable
1	Enable (default)



RTC Clock Timer Bypass	
LPSS_UART0_RTS	
0	Disable bypass (Default)
1	Enable bypass

Enable CSE ROM Bypass	
LPSS_UART0_TXD	
0	Disable bypass (default)
1	Enable Bypass

REV:A1.0

SIO_SPI_0_TXD

R53 10K-04

R54 X/4.7K-04

+V1.8A

LPSS_UART1_RTS

R49 10K-04

R50 X/10K-04

+V1.8A

LPC 1.8V/3.3V Mode Select

SIO_SPI_0_TXD

0 3.3V mode

1 1.8V mode (default)

Allow SPI as a boot source

LPSS_UART1_RTS

0 Disable

1 Enable (default)

+V1.8A

R43 X/10K-04

R44 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD

0 Do not force (default)

1 Enable

+V1.8A

R51 X/10K-04

R52 10K-04

+V1.8A

LPSS_UART2_TXD





0 Do not force (default)

1 Enable



+V1.8A

R51 X/10K-04


R52 10K-04



Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.




VCC_1P24V_1P35V_A Volt Selection	
PWM2	
0	1.24V (default)
1	1.35







SMBus 1.8V/3.3V mode Select	
GPIO_78	
0	3.3V
1	1.8V (default)


<i>SMBus No Re-Boot</i>	
GPIO_92	
0	Disable (default)
1	Enable



PMU 1.8V/3.3V Mode Select	
GPIO_88	
0	3.3V
1	1.8V (default)







7 DDR0_DQ_B[31:0]

7 DDR0_DQS_T_B0
7 DDR0_DQS_C_B0
7 DDR0_DQS_T_B1
7 DDR0_DQS_C_B1
7 DDR0_DQS_T_B2
7 DDR0_DQS_C_B2
7 DDR0_DQS_T_B3
7 DDR0_DQS_C_B3
7 DDR_RESET_N

DDR0_DQ_B1 B2
DDR0_DQ_B2 C2
DDR0_DQ_B7 F2
DDR0_DQ_B2 F2
DDR0_DQ_B3 F4
DDR0_DQ_B6 E4
DDR0_DQ_B0 C4
DDR0_DQ_B4 B4
DDR0_DQ_B10 B11
DDR0_DQ_B15 C11
DDR0_DQ_B9 E11
DDR0_DQ_B11 F11
DDR0_DQ_B12 F9
DDR0_DQ_B9 E9
DDR0_DQ_B14 C9
DDR0_DQ_B13 B9
DDR0_DQ_B16 AA2
DDR0_DQ_B23 Y2
DDR0_DQ_B21 Y2
DDR0_DQ_B22 U2
DDR0_DQ_B20 U4
DDR0_DQ_B18 V4
DDR0_DQ_B19 Y4
DDR0_DQ_B17 AA4
DDR0_DQ_B31 AA11
DDR0_DQ_B26 Y11
DDR0_DQ_B25 V11
DDR0_DQ_B27 U11
DDR0_DQ_B24 U9
DDR0_DQ_B28 V9
DDR0_DQ_B30 Y9
DDR0_DQ_B29 AA9
DDR0_DQS_T_B0 D3
DDR0_DQS_C_B0 E3
DDR0_DQS_T_B1 D10
DDR0_DQS_C_B1 E10
DDR0_DQS_T_B2 W3
DDR0_DQS_C_B2 V3
DDR0_DQS_T_B3 W10
DDR0_DQS_C_B3 V10
DDR_RESET_N T11

U11

RESET_n

VD02_1 A9
VD02_2 B9
VD02_3 F5
VD02_4 F6
VD02_5 H5
VD02_6 H8
VD02_7 H12
VD02_8 H12
VD02_9 K1
VD02_10 K10
VD02_11 K12
VD02_12 N1
VD02_13 N3
VD02_14 N10
VD02_15 R1
VD02_16 R5
VD02_17 R8
VD02_18 R12
VD02_19 U8
VD02_20 U8
VD02_21 U8
VD02_22 AB4
VD02_23 AB9
VD02_24 AB9
VD0Q_1 B5
VD0Q_2 B8
VD0Q_3 B10
VD0Q_4 D1
VD0Q_5 D6
VD0Q_6 D8
VD0Q_7 D12
VD0Q_8 F3
VD0Q_9 F10
VD0Q_10 U3
VD0Q_11 W1
VD0Q_12 W5
VD0Q_13 W8
VD0Q_14 W12
VD0Q_15 AA3
VD0Q_16 AA8
VD0Q_17 AA8
VD0Q_18 AA8
VD0Q_19 AA10
VD0Q_20 AA10
VD01_1 F1
VD01_2 F12
VD01_3 G4
VD01_4 G9
VD01_5 T4
VD01_6 T9
VD01_7 U1
VD01_8 U12

REV:A0.2

+VDDQ

+VDDQ

+V1.8A

+VDDQ

+V1.8A

C116
0.1uF/16VX/04

C117
4.7uF/6.3V/04

C118
4.7uF/6.3V/04

C119
10uF/10V-06

C120
22uF/6.3V/06

C121
22uF/6.3V/06

C600
X/22uF/6.3V/06

REV:A0.3

C126
0.1uF/16VX/04

C127
4.7uF/6.3V/04

C128
10uF/10V-06

C129
22uF/6.3V/06

A3
A10
C1
C5
C8
C8
VSS5
VSS6
VSS7
D4
D4
VSS8
D9
VSS9
D11
VSS11
E1
VSS12
E8
VSS13
G1
VSS14
G3
VSS16
G8
VSS17
G8
VSS18
G10
VSS19
G12
VSS20
J1
VSS21
J3
VSS22
J10
VSS23
J12
VSS24
K2
VSS25
K4
VSS26
K9
VSS27
N1
VSS28
N4
VSS29
N9
VSS30
N11
VSS31
P3
VSS32
P10
VSS33
P12
VSS34
T1
VSS35
T3
VSS36
T8
VSS37
T8
VSS38
T10
VSS39
T12
VSS40
V1
VSS41
V1
VSS42
V1
VSS43
V6
VSS44
V12
VSS45
W2
VSS46
W4
VSS47
W9
VSS48
W11
VSS49
Y5
VSS50
Y6
VSS51
Y8
VSS52
Y12
VSS53
Y12
VSS54
Y12
VSS55
Y12
VSS56
Y12
VSS57
Y12
VSS58
Y12

H2
CA0_A
CA1_A
CA2_A
CA3_A
CA4_A
CA5_A
CA0_B
CA1_B
CA2_B
CA3_B
CA4_B
CA5_B
J2
H5
H10
H11
J11
R2
P2
R9
R10
R11
P11
J8
J9
P8
P9
C3
C10
Y3
Y10
H4
H3
K5
R4
R3
N5
J4
J5
K8
P4
P5
N8
A5
ZQ0
A8
ZQ1
ZQ2
G2
T2
A1
A2
A11
A12
B1
B12
AA1
AA12
AB1
AB2
AB11
AB12
DDR0_CA_B_0
DDR0_CA_B_1
DDR0_CA_B_2
DDR0_CA_B_3
DDR0_CA_B_4
DDR0_CA_B_5
DDR0_CA_B_0
DDR0_CA_B_1
DDR0_CA_B_2
DDR0_CA_B_3
DDR0_CA_B_4
DDR0_CA_B_5
DDR0_CK0_T_B
DDR0_CK0_C_B
DDR0_CK0_T_B
DDR0_CK0_C_B
DDR0_CS0_B
DDR0_CS1_B
DDR0_CS0_B
DDR0_CS1_B
DDR0_CKE0_B
DDR0_CKE1_B
DDR0_CKE0_B
DDR0_CKE1_B
R230
R231
240-1.04
240-1.04
+VDDQ
+VDDQ
+VDDQ
+VDDQ
DNU1
DNU2
DNU5
A12
B1
B12
AA1
AA12
AB1
AB2
AB11
AB12

MT53B256M32D1NP-062WT



Title LPDDR4 (2/4)		
Size Custom	Document Number UP-APL01	Rev: A1.1
Date: Wednesday, November 22, 2017		Sheet: 17 of 45

7 DDR1_DQ_A[31:0]


7 DDR1_DQS_T_A0
7 DDR1_DQS_C_A0
7 DDR1_DQS_T_A1
7 DDR1_DQS_C_A1
7 DDR1_DQS_T_A2
7 DDR1_DQS_C_A2
7 DDR1_DQS_T_A3
7 DDR1_DQS_C_A3

7

+VDDQ



C566
0.1uF/16VX/04C567
4.7uF/6.3V/04C568
4.7uF/6.3V/04C569
10uF/10V-06C570
22uF/6.3V/06C571
22uF/6.3V/06

+V1.8A




C572
0.1uF/16VX/04C573
4.7uF/6.3V/04C574
10uF/10V-06C575
22uF/6.3V/06

MT53B256M3ZD1NP-062WT


MIPI CSI CONNECTOR




MIPI CSI CONNECTOR




+V2.8S for CAMERA



+V1.8S for CAMERA




+V1.2S for CAMERA




REV:A1.1


AMEON an ASIS ASSOC. CO.		Title MIPI CAMERA	
Size C	Document Number UP-APL01	Rev. A1.1	
Date:	Wednesday, November 22, 2017	Sheet	20 of 45

M.2.2230/WiFi+BT/KeyID E Intel AC8260 or AC3165




Title M.2_2230_E-KEY		
Size B	Document Number UP-APL01	Rev. A1.1
Date: Wednesday, November 22, 2017		Sheet: 22 of 45







Title SATA		
Size A	Document Number UP-APL01	Rev: A1.1
Date: <i>Wednesday, November 22, 2017</i>		Sheet: 24 of 45





USB 3.0 VCC




Title USB3.0_OTG		
Size B	Document Number UP-APL01	Rev. A1.1
Date: Wednesday, November 22, 2017		Sheet: 25 of 45







Title USB3.0_TYPE-A (1/2)		
Size B	Document Number UP-APL01	Rev. A1.1
Date: Wednesday, November 22, 2017		Sheet: 26 of 45





Title USB3.0_TYPE-A (2/2)		
Size B	Document Number UP-APL01	Rev. A1.1
Date: Wednesday, November 22, 2017		Sheet: 27 of 45




REV:A0.2




Title USB PIN HEADER		
Size A	Document Number UP-APL01	Rev: A1.1
Date: <i>Wednesday, November 22, 2017</i>		Sheet: 28 of 45





Title FAN		
Size A	Document Number UP-APL01	Rev: A1.1
Date: <i>Wednesday, November 22, 2017</i>		Sheet: 29 of 45










HDMI CHOKE SECTION





REV:A1.0




EMMC






PROGRAMMER SECTION






REV:A0.3




Title SPI flash		
Size A	Document Number UP-APL01	Rev: A1.1
Date: <i>Wednesday, November 22, 2017</i>		Sheet: 35 of 45


DC INPUT




Title DCIN & 5V		
Size A	Document Number UP-APL01	Rev: A1.1
Date: <i>Wednesday, November 22, 2017</i>		Sheet: 39 of 45




Title 3.3V		
Size A	Document Number UP-APL01	Rev: A1.1
Date: <i>Wednesday, November 22, 2017</i>		Sheet: 40 of 45



REV:A0.2




REV:A1.0



Title System Power		
Size A	Document Number UP-APL01	Rev: A1.1
Date: <i>Wednesday, November 22, 2017</i>		Sheet: 43 of 45

SCREW HOLE




MOUNT HOLE

REAR CAM BOSS

FRONT CAM BOSS

Bottom View



Title Mechanical C omponent		
Size A	Document Number UP-APL01	Rev: A1.1
Date: Wednesday, November 22, 2017		Sheet: 44 of 45

HISTORY

DATE	Revision	Description	DATE	Revision	Description
2016.10.19	A02	1. Add LPDDR4 x2 on page 7,18,19.	2016.12.23	A03	1. Remove HDMI0 and add DP port on page 8,32.
		2. Remove R47 and R46,R75,R78,R67,R728 mount on page 11,12.			2. Add LPSS_UART1_TXD H/W strap pin of pull down resistor on page 11.
		3. R178 Change to 10K on page 13.			3. Add enableJTAG control by SOC on page 12.
		4. VCCIOA Change to +VDDQ on page 14.			4. Add power LED control by SUS_STAT# on page 13,43.
		5. Remove VDDQ resistor on page 16,17.			5. Add Mini SATA & Mini PCIE of select pin on page 13,23.
		6. Add HPD pull high resistor on page 21,32.			6. Add USB3.0 bypass resistor on page 25,26.
		7. Add DDIO_BKLTEN and DDIO_VDDEN pull down resistor on page 21.			7. Change CN15 to DIP package on page 27.
		8. Add U16, U37 and U40 enable pin of pull high resistor on page 21,32.			8. Add U45 CS control pin by ISH_GPIO_2 on page 36.
		9. Change I2C_3V3_SCL7 of pull high resistor connect to +V3.3A on page 21.			9. Remove GPIO/EXHAT_LVDS8n/p on page 37.
		10. CN6 power Change to +V3.3A on page 21.			10. Add I2C0 and I2C1of level shift IC on page 38.
		11. U69 and U46 power Change to +V1.8S on page 22,36.			11. Add +VLDOA1_2.5V for CPLD on page 38,42.
		12. Add LPC resistor on page 23.			12. Change Q39 to FDS6681Z on page 39.
		13. CN15 change to SMD package on page 27.			13. Change D22 to MMSZ5232B on page 39.
		14. Add EMMC_CMO pull high resistor on page 34.			14. Change L16 package on page 40.
		15. Add R765 for over voltage protection on page 39.			15. Change Q23 to FDMS3664S on page 41.
		16. R35,R36,R38,R40 change to 4,7K on page 9.			16. Change Q25 to FDMC4435BZ on page 42.
		17. Add DDR ID strap pin on page 12.			17. Remove UART2 and add SIO_SPI1,PMW3,DMIC,I2S6 CPLD JTAG on page 11,12,37,38.
		18. Add SATA and PCIE control function pin on page 12,23.			18. Change R519,R527,R547 value for OCP on page 41.
		19. Add +V1,5S for mini card on page 23.	2017.03.29	A10	1. Change HDMI_CEC control by FPGA on page 12,33,38.
		20. SATA power change to +V5S on page 24.			2. Add UART2 bus connect to FPGA on page 11,38.
		21. Swap USB3.0 signals on CN13 on page 25.			3. Delete SD Card function on page 11.
		22. C211,C218,C226 change to 22uF on page 26,27,28.			4. Remove R800 and control by BIOS on page 23.
		23. Modify LAN LED signal on page 30,31.			5. Add R833 for DP power on page 32.
		24. LAN ISOLATEB power change to +V3.3S on page 30,31.			6. Add I2C level shift for EXHAT on page 37.
		25. Remove SATA signal in CN21 on page 37.			7. Change LPC bus connect to EXHAT on page 37.
		26. Add CPLD 1.8V and 3.3V bypass resistor on page 38.			8. R628 mount for ISH_GPIO_15 on page 38.
		27. Add pull down resistor for VREG3.3_PG on page 40.			9. Change LPC to 1.8V mode on page 11.
		28. Change Q22 high side power to +V5A on page 41.			10. Add UIM bus on page 22,23.
		29. Modify +V5S and +V3.3S power switch circuit on page 43.	2017.04.20	A10	11. Add DC wafer on page 39.
					12. Reserved PM_SLP_S3#_3P3 control for USB power on page 25,26,27.
			2017.10.13	A11	1. Add reset for 2M camera on page 8,20.
					2. U77 mounted on page 11.
					3. Add BOARD_ID_BIT2 on page 12.
					4. Add WIFI_M2_RST# for WIFI on page 12,22.
					5. Changed USB connector package on page 26.
			2017.11.22	A11	6. Modify OE pin of U77, U69, U46 by LEVEL_SHIFT_EN_1V8 on page 11,22,36.
					7. Swap I2C5 & 6 with I2C2 & 3 on page 37,38.
					8. Add resistor and Capacitance for LPC on page 37.
					9. Add OSC 24MHz for FPGA on page 38.
					10. Changed pad of test point (TP63,TP64) on page 13.
					11. Add BUF_PLT_RST# on EXHAT on page 37.



Title CHANGE_REVISION HISTORY		
Size Custom	Document Number UP-APL01	Rev: A1.1
Date: Wednesday, November 22, 2017		Sheet: 45 of 45