

-----Bit 4,3,2,1,0-----
Advanced Version:
00000
Standard Version:
00001

1.CFast and mSATA CO-LAY
2.mSATA and Mini Card CO-LAY
(BOM Change)

GENE-BT05

Page	Index
1	COVER SHEET
2	SYSTEM SETTINGS
3	POWER DELIVERY
4	POWER SEQUENCE
5	SOC_DDR
6	SOC_CRT_DDI
7	SOC_SATA_PCIE_HDA_MMC_SD
8	SOC_CLK_PCU_RTC
9	SOC_USB_LPC_SMBUS
10	SOC_POWER I
11	SOC_POWER II
12	SOC_GND
13	DDR3_SODIMM
14	CRT
15	HDMI
16	PTN3460 eDP to LVDS
17	LAN1_INTEL i211
18	LAN2_INTEL i211
19	SATA,CFAST
20	MINI CARD I /mSATA
21	MINI CARD II
22	USB HUB
23	USB 3.0/2.0 PORT
24	SD
25	TOUCH PANEL
26	SUPERIO_FINTEK 81866
27	SPI BIOS,TPM,LPC,CMOS
28	KB,MS,LPT,HWMONITOR
29	COM1~COM4
30	GPIO F75111
31	HD AUDIO ALC892&888S&897
32	POWER VR_+VSM
33	POWER VR_+V1.0A_+V1.8A
34	POWER VR_LDO
35	POWER VR_IMVP7
36	POWER VR_+VREG5, +V3.3A
37	POWER VR_+V1.05S
38	STANDBY POWER
39	SYSTEM POWER
40	POWER SEQUENCE LOGIC
41	POWER INPUT,MISC
42	PIC12F508
43	HISTORY

Project Number : E130607
Production Line : Sub.ESB.AASM


SOC GPIO Pins :

Name	Power Well	Default	GPIO Function
GPIO S0 SC[00]	1.8V Core	20k.L	SATA_GP[0]
GPIO S0 SC[01]	1.8V Core	20k.L	SATA_GP[1]
GPIO S0 SC[07]	1.8V Core	20k,H	SD3_WP
GPIO S0 SC[55]	1.8V Core	20k.L	
GPIO S0 SC[56]	1.8V Core		--
GPIO S0 SC[57]	1.8V Core	20k,H	
GPIO S0 SC[58]	1.8V Core	20k.L	
GPIO S0 SC[59]	1.8V Core	20k.L	LVDS_RBIT0
GPIO S0 SC[60]	1.8V Core	20k.L	LVDS_RBIT1
GPIO S0 SC[61]	1.8V Core	20k,H	LVDS_RBIT2
GPIO S0 SC[62]	1.8V Core	20k,H	LVDS_RBIT3
GPIO S0 SC[93]	1.8V Core	20k,H	LVDS_RBIT4
GPIO S0 SC[94]	1.8V Core	20k.L	TOUCH_INT_1P8
GPIO S0 SC[95]	1.8V Core	20k.L	TOUCH_RST#_1P8
GPIO S5[00]	1.8V Suspend	20k,H	WAKE_RI#
GPIO S5[01]	1.8V Suspend	20k,H	GPIO_PME#
GPIO S5[02]	1.8V Suspend	20k,H	
GPIO S5[03]	1.8V Suspend	20k,H	
GPIO S5[04]	1.8V Suspend	20k.L	
GPIO S5[05]	1.8V Suspend	20k.L	
GPIO S5[06]	1.8V Suspend	20k.L	
GPIO S5[07]	1.8V Suspend	20k.L	
GPIO S5[08]	1.8V Suspend	20k.L	
GPIO S5[09]	1.8V Suspend	20k.L	
GPIO S5[10]	1.8V Suspend	20k,H	
GPIO S5[17]	1.8V Suspend	20k,H	
GPIO S5[22]	1.8V Suspend	20k.L	V3.3A_TCHC_EN
GPIO S5[23]	1.8V Suspend	20k.L	
GPIO S5[24]	1.8V Suspend	20k.L	
GPIO S5[25]	1.8V Suspend	20k.L	
GPIO S5[26]	1.8V Suspend	20k.L	
GPIO S5[27]	1.8V Suspend	20k,H	
GPIO S5[28]	1.8V Suspend	20k,H	
GPIO S5[29]	1.8V Suspend	20k,H	
GPIO S5[30]	1.8V Suspend	20k,H	

SMBus/I2C Addresses :

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
CMOS Backup EEPROM	AEh
GPIO IC	6Eh
PTN3460 Slave	C0h

PCB Footprints



PCB STACK :

Impedence 55ohm +/-15%.

- Layer 1 : Component
- Layer 2 : GND
- Layer 3 : Signal
- Layer 4 : Signal
- XXXXXX

Layer 5 : POWER
- Layer 6 : Signal
- Layer 7 : GND
- Layer 8 : Solder

F81866D GPIO Pins :


Name	Tolerance	Power Well	Default	Function
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#
GPIO01	5V	I_VSB3V	Native	ERP_CTRL1#
GPIO02	5V	I_VSB3V	Native	PM_SUS_WARN#
GPIO03	5V	I_VSB3V	Native	PM_SUS_ACK#
GPIO04	5V	I_VSB3V	Native	PM_SLP_SUS#
GPIO05	5V	I_VSB3V	Native	LAN1_DISABLE#
GPIO06	5V	I_VSB3V	Native	LAN2_DISABLE#
GPIO07	5V	I_VSB3V	Native	W_DISABLE0#
GPIO10	5V	I_VSB3V	Native	W_DISABLE1#
GPIO11	5V	I_VSB3V	Native	EN_USB
GPIO12	5V	I_VSB3V	Native	DIS_TOUCH#
GPIO13	5V	I_VSB3V	Native	
GPIO14	5V	I_VSB3V	Native	ATX_AT_TRAP
GPIO15	5V	I_VSB3V	Native	WDT_RST#
GPIO16	5V	I_VSB3V	Native	
GPIO17	5V	I_VSB3V	Native	SIO_PECI
GPIO20	5V	I_VSB3V	Native	
GPIO21	5V	I_VSB3V	Native	
GPIO22	5V	I_VSB3V	Native	EXT_PWRBTN#
GPIO23	5V	I_VSB3V	Native	PM4_PWRBTN#
GPIO24	5V	I_VSB3V	Native	PM_SLP_S3#
GPIO25	5V	I_VSB3V	Native	PSON#
GPIO26	5V	VBAT	Native	PWOK
GPIO27	5V	VBAT	Native	SIO_RSMRST#
GPIO30	5V	3VCC	Native	DCD3#
GPIO31	5V	3VCC	Native	RI3#
GPIO32	5V	3VCC	Native	CTS3#
GPIO33	5V	3VCC	Native	DTR3#
GPIO34	5V	3VCC	Native	RTS3#
GPIO35	5V	3VCC	Native	DSR3#
GPIO36	5V	3VCC	Native	TX3#
GPIO37	5V	3VCC	Native	RX3#
GPIO40	5V	3VCC	Native	DCD4#
GPIO41	5V	3VCC	Native	RI4#
GPIO42	5V	3VCC	Native	CTS4#
GPIO43	5V	3VCC	Native	DTR4#
GPIO44	5V	3VCC	Native	RTS4#
GPIO45	5V	3VCC	Native	DSR4#
GPIO46	5V	3VCC	Native	TX4#
GPIO47	5V	3VCC	Native	RX4#
GPIO50	5V	3VCC	Native	DIO_0
GPIO51	5V	3VCC	Native	DIO_1
GPIO52	5V	3VCC	Native	DIO_2
GPIO53	5V	3VCC	Native	DIO_3
GPIO54	5V	3VCC	Native	DIO_4
GPIO55	5V	3VCC	Native	DIO_5
GPIO58	5V	3VCC	Native	DIO_6
GPIO57	5V	3VCC	Native	DIO_7
GPIO60	5V	3VCC	Native	
GPIO61	5V	3VCC	Native	
GPIO62	5V	3VCC	Native	
GPIO63	5V	3VCC	Native	
GPIO64	5V	3VCC	Native	
GPIO65	5V	I_VSB3V	Native	LPC_PME#
GPIO68	5V	VBAT	Native	DPWROK
GPIO67	5V	I_VSB3V	Native	PM_SLP_S5#
GPIO70	5V	3VCC	Native	PE
GPIO71	5V	3VCC	Native	BUSY
GPIO72	5V	3VCC	Native	ACK#
GPIO73	5V	3VCC	Native	SLIN#
GPIO74	5V	3VCC	Native	PINIT#
GPIO75	5V	3VCC	Native	ERR#
GPIO76	5V	3VCC	Native	AFD#
GPIO77	5V	3VCC	Native	STB#
GPIO80	5V	3VCC	Native	PD0
GPIO81	5V	3VCC	Native	PD1
GPIO82	5V	3VCC	Native	PD2
GPIO83	5V	3VCC	Native	PD3
GPIO84	5V	3VCC	Native	PD4
GPIO85	5V	3VCC	Native	PD5
GPIO86	5V	3VCC	Native	PD6
GPIO87	5V	3VCC	Native	PD7

F75111RG GPIO Pins :



Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VSB3V	Native	BOARDID_BIT0
GPIO11	5V	VSB3V	Native	ADM213_EN
GPIO12	5V	VSB3V	Native	SEL_COM2_MD0
GPIO13	5V	VSB3V	Native	
GPIO14	5V	VSB3V	Native	BOARDID_BIT1
GPIO15	5V	VSB3V	Native	BOARDID_BIT2
GPIO16	5V	VSB3V	Native	BOARDID_BIT3
GPIO17	5V	VSB3V	Native	BOARDID_BIT4
GPIO20	5V	VSB3V	Native	SEL_COM2_MD1
GPIO21	5V	VSB3V	Native	SEL_COM2_MD2
GPIO22	5V	VSB3V	Native	COM2_SLEW
GPIO23	5V	VSB3V	Native	SEL_COM3_MD1
GPIO24	5V	VSB3V	Native	SEL_COM3_MD2
GPIO25	5V	VSB3V	Native	COM3_SLEW
GPIO26	5V	VSB3V	Native	SEL_COM3_MD0
GPIO27	5V	VSB3V	Native	
GPIO30	5V	VSB3V	GPIO	LVDS_EN
GPIO31	5V	VSB3V	GPIO	LVDS_CFG1
GPIO32	5V	VSB3V	GPIO	LVDS_CFG2
GPIO33	5V	VSB3V	GPIO	LVDS_PD#





Title System Settings		
Size Custom	Document Number GENE-BT05	Rev: A12_0_0
Date: Monday, March 15, 2021		Sheet: 2 of 43





ERP Mode









DDI






RESERVED

VGA







- RESERVED_AB2
- RESERVED_AB3
- RESERVED_AB7
- RESERVED_AB9
- RESERVED_AD4
- RESERVED_AD6
- RESERVED_AB14
- RESERVED_AF13
- RESERVED_AF14
- RESERVED_AH13
- RESERVED_AH14
- RESERVED_AM13
- RESERVED_AM14
- RESERVED_R1
- RESERVED_R3
- RESERVED_T2
- RESERVED_T3
- RESERVED_V2
- RESERVED_V3
- RESERVED_V4
- RESERVED_V6
- RESERVED_W3
- RESERVED_W1
- RESERVED_Y2
- RESERVED_Y3
- RESERVED_Y4
- RESERVED_Y6


MCSI





Bay Trail/BGA1170
BGA1170
3 OF 13
















SODIMM#0




Title		
DDR3L SODIMM Slot		
Size Custom	Document Number GENE-BT05	Rev: A1.2_0_0
Date: <i>Monday, March 15, 2021</i>		Sheet: 13 of 43





CRT




HDMI



Pearsonville(i211) /Springville(i210)





Pearsonville(i211) /Springville(i210)







SATA 2.0

CFAST




Title SATA,CFAST		
Size Custom	Document Number GENE-BT05	Rev: A1.2_0_0
Date: Monday, March 15, 2021		Sheet: 19 of 43






Boss Hole: MH197D138

USB HUB




USB3.0 x 1 + USB2.0 x 3










SD

Reserved [BOM not support]




Title SD		
Size B	Document Number GENE-BT05	Rev: A1.2_0_0
Date: Monday, March 15, 2021		Sheet: 24 of 43





4,5,8 Wire Selection		
1-2	4,8 wire	Default
2-3	5 wire	


CN	Touch Screen Lines		
	8-Wire	4-Wire	5-Wire
PIN9	Right Sense	N/A	N/A
PIN8	Left Sense	N/A	N/A
PIN7	Bottom Sense	N/A	N/A
PIN6	TOP Sense	N/A	Sense(S)
PIN5	Right Excite	Right	LR(X)
PIN4	Left Excite	Left	LL(L)
PIN3	Bottom Excite	Bottom	UR(H)
PIN2	Top Excite	Top	UL(Y)
PIN1	GND	GND	GND



SPI BIOS




CMOS Backup



DESIGN NOTE


I2C Address is AEh.

LPC Connector



TPM 1.2

BOM: 1440032040
(TF)IC.Trusted Platform Module.TSSOP28.SMD.Atmel.AT97SC3204-U2A1A-10



DESIGN NOTE

TESTB = High, Addr = 4EH / 4FH

PIN		AT24C256C	
1	15	ATest	LPCPD#
2	16	ATest	SERIRQ
3	17	ATest	LAD0
4	18	GND	GND
5	19	VSB	VDD
6	20	GPIO	LAD1
7	21	NC	LFRAME#
8	22	TESTI	LCLK
9	23	TESTB	LAD2
10	24	VDD	VDD
11	25	GND	GND
12	26	NC	LAD3
13	27	NC	LRESET#
14	28	NC	CLKRUN#

PIN		SLB9665			
1	15	NC	LPCPD#	NC	NC
2	16	GPIO2	SERIRQ	NC	SERIRQ
3	17	NC	LAD0	NC	LAD0
4	18	GND	GND	GND	GND
5	19	VSB	VDD	VDD	VDD
6	20	GPIO	LAD1	GPIO	LAD1
7	21	PP	LFRAME#	PP	LFRAME#
8	22	TESTI	LCLK	NC	LCLK
9	23	TESTB	LAD2	LRESET#	LAD2
10	24	NC	VDD	VDD	VDD
11	25	GND	GND	GND	GND
12	26	NC	LAD3	NC	LAD3
13	27	XTALI/32KIN	LRESET#	NC	LRESET#
14	28	XTALO	CLKRUN#	NC	NC

SLB9635:
Ra=1; Rb=0; Rc=0; Rd=1; Re=0; Rf=1;
Rg=1; Rh=1; Ri=1; Rj=1; Ca=0

SLB9665:
Ra=0; Rb=1; Rc=1; Rd=0; Re=1; Rf=0;
Rg=0; Rh=0; Ri=0; Rj=0; Ca=1


AT24C256C
Ra=1; Rb=0; Rc=1; Rd=1; Re=0; Rf=1;
Rg=1; Rh=1; Ri=0; Rj=0; Ca=1




SPi BIOS,TPM,CMOS BACKUP

Size Custom Document Number GENE-BT05 Rev: A1.2_0_0

Date: Monday, March 15, 2021 Sheet: 27 of 43



Pin Mapping			
	RS-232	RS-485	RS-422
R1_IN	DSR		
T1_OUT	RTS		
T2_OUT	TX		RS422_RX+ (A)
T3_OUT	DTR		RS422_RX- (B)
R2_IN	CTS		
R3_IN	RI		
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)



COM2 Pin9 Function Selection		
1-2	+12V	
3-4	Ring	Default
5-6	+5V	

COM3 Pin9 Function Selection		
1-2	+12V	
3-4	Ring	Default
5-6	+5V	

Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE

GPIO - F75111RG


The schematic shows the internal architecture of the F75111RG chip, which is an SSOP28E-150 package. It includes various control signals, status LEDs, and communication interfaces.

I2C Address Configuration


I2C Address	
GPIO13	Float : I2C Address = 0x9Ch
	High : I2C Address = 0x6Eh

Pin Configurations and Connections


- Power and Ground:** +V3.3S supply, GND_0, GND_1.
- Control Signals:** LVDS_EN, SEL_COM2_MD1, SEL_COM2_MD2, COM2_SLEW, ADM213_EN, SEL_COM2_MD0, SMB_DATA_3P3, SMB_CLK_3P3.
- Status LEDs:** DIO_P0_3, BOARDID_BIT3, BOARDID_BIT4, BOARDID_BIT1, BOARDID_BIT0, BOARDID_BIT14, BOARDID_BIT13, BOARDID_BIT12, BOARDID_BIT11, BOARDID_BIT10, BOARDID_BIT9, BOARDID_BIT8, BOARDID_BIT7, BOARDID_BIT6, BOARDID_BIT5, BOARDID_BIT4, BOARDID_BIT3, BOARDID_BIT2, BOARDID_BIT1, BOARDID_BIT0.
- Communication Interfaces:** I2C (SDATA, SCLK), SPI (SEL_COM3_MD0, SEL_COM3_MD1, SEL_COM3_MD2, COM3_SLEW).
- External Components:** Resistors (R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000, R1001, R1002, R1003, R1004, R1005, R1006, R1007, R1008, R1009, R1010, R1011, R1012, R1013, R1014, R1015, R1016, R1017, R1018, R1019, R1020, R1021, R1022, R1023, R1024, R1025, R1026, R1027, R1028, R1029, R1030, R1031, R1032, R1033, R1034, R1035, R1036, R1037, R1038, R1039, R1040, R1041, R1042, R1043, R1044, R1045, R1046, R1047, R1048, R1049, R1050, R1051, R1052, R1053, R1054, R1055, R1056, R1057, R1058, R1059, R1060, R1061, R1062, R1063, R1064, R1065, R1066, R1067, R1068, R1069, R1070, R1071, R1072, R1073, R1074, R1075, R1076, R1077, R1078, R1079, R1080, R1081, R1082, R1083, R1084, R1085, R1086, R1087, R1088, R1089, R1090, R1091, R1092, R1093, R1094, R1095, R1096, R1097, R1098, R1099, R1100, R1101, R1102, R1103, R1104, R1105, R1106, R1107, R1108, R1109, R1110, R1111, R1112, R1113, R1114, R1115, R1116, R1117, R1118, R1119, R1120, R1121, R1122, R1123, R1124, R1125, R1126, R1127, R1128, R1129, R1130, R1131, R1132, R1133, R1134, R1135, R1136, R1137, R1138, R1139, R1140, R1141, R1142, R1143, R1144, R1145, R1146, R1147, R1148, R1149, R1150, R1151, R1152, R1153, R1154, R1155, R1156, R1157, R1158, R1159, R1160, R1161, R1162, R1163, R1164, R1165, R1166, R1167, R1168, R1169, R1170, R1171, R1172, R1173, R1174, R1175, R1176, R1177, R1178, R1179, R1180, R1181, R1182, R1183, R1184, R1185, R1186, R1187, R1188, R1189, R1190, R1191, R1192, R1193, R1194, R1195, R1196, R1197, R1198, R1199, R1200, R1201, R1202, R1203, R1204, R1205, R1206, R1207, R1208, R1209, R1210, R1211, R1212, R1213, R1214, R

[illegible]


A1.2



	ALC888S/ALC892	ALC897
C308	X	4.7uF
C306	X	0
R862	X	100K
C318	10uF	4.7uF
C5	10uF	2.2uF
R861	X	1K(-VA1)/X(-VA2)
C56	10uF	4.7uF
R856	X	100K
R857	X	100K
R858	X	200K
R450	20K	200K
R859	X	100K
C307	X	0.1uF
C616	X	4.7uF
R863	X	0
R437	5.1K	200K
R444	20K	X
R384	10K	X
C359	10uF	X
FB31	X	Bead



DDR3L Power



$$V_{out} = 1.8 \cdot (R_{down} / (R_{up} + R_{down}))$$


MODE Selection

Resistance(K ohm)	SW Frequency(kHz)	Discharge Mode
200	400	Tracking
100	300	Tracking
68	300	Non-tracking
47	400	Non-tracking


S3/S5 Power State Control

STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF
S4/S5	LO	LO	OFF	OFF	OFF	OFF


+V1.0A, +V1.8A



+V1.2A




+V1.5S



Title Power VR : +V1.2A, +V1.5S		
Size Custom	Document Number GENE-BT05	Rev: A1.2_0_0
Date: Monday, March 15, 2021		Sheet: 34 of 43

+VCC_CORE & +VCC_GFX


CPU	
Input Voltage Range	5.5V to 20V
Max Current	12A
Thermal Design Current	7.5A
Dynamic Current	7.5A
Over Current Level	18A
Switching Frequency	400K
DC Load-line	5.9mohm




GPU	
Input Voltage Range	5.5V to 20V
Max Current	14A
Thermal Design Current	4.5A
Dynamic Current	4.5A
Over Current Level	21A
Switching Frequency	440K
DC Load-line	5.9mohm

+VREG5

+V3.3A




+V1.05S




Title POWER VR_+V1.05S		
Size Custom	Document Number GENE-BT05	Rev: A1.2_0_0
Date: Monday, March 15, 2021		Sheet: 37 of 43

5VDAUL Switch Circuit




Powering ERP well of SIO





A0.2

A1.2




Title		
System Power		
Size	Document Number	Rev:
Custom	GENE-BT05	A12_0_0
Date: Monday, March 15, 2021		Sheet: 39 of 43




Title Power Sequence Logic		
Size Custom	Document Number GENE-BT05	Rev: A1.2_0_0
Date: Monday, March 15, 2021		Sheet: 40 of 43

Power Input




Front Panel

Wake On Modem



Reset Circuit



Discharge Circuit



LED



Speaker



HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2013/05/17	A0.1	First Release		Lena	Benson
2	2013/06/10	A0.1	Remove DVI circuit.	P15	Lena	Benson
3	2013/06/19	A0.1	1.Remove eDP circuit. 2.Remove eDP page (P17)	P16 P17	Lena	Benson
			DDI1_VDDEN/DDI1_BKLTEN/DDI1_BKLTCTL DDI1_TXP_2/DDI1_TXN_2/DDI1_TXP_3/DDI1_TXN_3 Unconnected.	P6		
			Remove eDP_LVDS_SEL GPIO	P30		
4	2013/09/30	A0.2	1.R407 change to 100K from 130K for OCP adjust. 2.R411 change to 33K from 44.2K for OCP adjust. 3.Q5 G2 add a cap. C376 (4700pf) 4. Remove V5S_EN discharge.	P32 P36 P36 P41	Lena	Benson
5	2014/03/25	A0.3	1.C329 change to 0.1uF from 0.022uF. 2.Add PIC circuit for intel Bay trail M/D PLTRST# issue(#4600919). 3.Remove USB Device. 4.Remove R20,R21,C34,U4 5.Add R847.R848	P40 P42 P9, P24 P41 P14	Lena	Chienkow
6	2014/06/09	A1.0	1.SIO.GPIO21 connect to V3.3S_PWRGD. 2.Change power source of PIC12F508.	P26 P42	Lena	Chienkow
7	2018/03/	A1.1	1.Change RT9715AGBR to RT9742CGJ5. 2.Add co-layout for U40.19,U40.24 and changed Q46 to BSS138. 3.L1:121110156M=>121110156P, L5:121110226V=>121110226X. 4.Reserve C600~C603 and R853 for Product Certification. 5.Reserve C604,C605 and R854 for Product Certification. 6.Reserve C606,C607 for Product Certification. 7.Reserve C608~C611 for Product Certification. 8.Add C612 for soft-start of Q28. 9.Add C613 for power optimization.	P23 P27 P32,P34 P16 P13 P41 P20 P38 P36	Lena	Edwin
8	2020/03/15	A1.2	1. Change CN17 & CN18 from 1655905038 to 1655X00013 2. Change U26 & U32 from 1430053250 to 1430053251 3. Change U30 from 14S2200900 to 14307S0190 4. Change U18 from 14S4186600 to 1440818660 5. Modified LVDS Circuits, add BKLTCTL and C614 6. Change U23,U24 from 1440002130 to 14S4021301 7. Change C553 & C585 from 1000pF to 0.047uF and C266 from 0.1uF to 1uF, Touch_LED to 3.3V 8. Change U15,U19 from 14S4814380 to 144X000041 and Modified F75111RG's control signals 9. Co-layout ALC892 & ALC897 circuits. 10. Add level shift 5V for SMBUS [co-layout] 11. Change CN26&CN27 from 165251420B to 1652814205 12. Change L2 from 121110156Z to 1211X00035 13. ChangeY3 from 12330024A1 to 12330024A4 14. Change D12 from 1301053040 to 1301013040 15. Change Q10,Q11,Q14 from 1315720010 to 1315642DT0 16. Change Q6 from 1315762010 to 1315EMB090 17. Change CN35 from 1654903901 to 1654903902 18. Delete Q28, Change Q29 to 1315000530 19. Reserved V5S_ENABLE control signal 20. Change R793 & R363 from 2.2K to 1.8K and Modified the RED,GREEN,Blue Signals. 21. Stuff R486 and unstuff U52 22. DIO's pull-high resistors ->1K 23. Jumper from black 165330010E to yellow 165330010G 24. remove Q33 25. add U101 for I2C level shift circuits at CN21 26. Stuff C257 22uF & R448->1K 27. Unstuff R798		Ricky	Edwin



Title Revision History		
Size Custom	Document Number GENE-BT05	Rev: A1.2_0_0
Date: Monday, March 15, 2021		Sheet: 43 of 43