


Project Name: NANOCOM-TGU

Project Number:E210103

Version: A0.2_0_0




Page	Index
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDI/eDP
6	SoC LPDDR4x
7	SoC SPI/LPC/SMBus
8	SoC HDA/I2C
9	SoC PCIe/SATA/USB
10	SoC PCIE_CLK/ RTC
11	SoC CNVi
12	SoC System
13	SoC Strap
14	SoC Power
15	PCH Power
16	SoC GND
17	TYPE10 RAW A/B
18	LPDDR4x_CHA On board
19	LPDDR4x_CHB On board
20	EC-IT8528
21	BIOS-SPI/SW/TPM
22	DSW_PWROK/RSMEST#
23	LAN-I225
24	PCIe SSD
25	eSPI to LPC
26	V5A_Dual/ Discharge/ LED
27	PWR_+V5A/ +V3P3A/+V3P3S
28	PWR_+VDDQ/VPP/+VDDQ_TX
29	PWR_IMVP9 Controller
30	PWR_+VCCCORE
31	PWR_+VCCIN_AUX/+V1P8A
32	PWR_+VCCST_CPU/+VCCSTG_CPU
33	33-PWR_+V2P5S/+V1P2S/+V0P9S_SSD
34	Revision History
35	
36	,



AAEON Technology INC.
Title

Cover Sheet
Size Document Number Rev
NANOCOM-TGU A0.2_0_0




AAEON Technology INC.


System Setting


An ISSE Company


AND ISSE COMPANY


AND ISSE COMPANY























_R0402

GPP F2

GPP F0

24MHZ (25 MHZ WHEN XTAL FREQ DIVIDER

NON ZERO)

M.2 CNVi Mode Select

Integrated CNVi enabled.

Integrated CNVi disabled.

GPP F2

This strap does not have an internal pull-up or pull-down. A weak external pull-up is required.

efault, Internal Pull-Down 20k

Remove reserve PU R, change to Test Point.

24 MHz crystal is not supported

TP20

GPP F2

+V3P3A

0


1 *

R158


May change 0201


4.7K


Remove reserve PD R




A0.2 AAEON Technology INC. Title SoC CNVi Document Number Size An /SUS Company **NANOCOM-TGU** A0.2 0 0 Thursday, April 15, 2021 Sheet 11











SoC GND CPU1Q 18 OF 21 20200214, PDG Table 177. Signals Required for IFDIM at 16 OF 21 17 OF 21 these pins (A4, A6, DU53, DT52, Y2, D2, C1) A27 A32 A45 A49 AA41 CY44 CY45 CY47 CY5 D27 D32 DP53 DR11 DR16 DR22 K34 K48 VSS_289 VSS_290 VSS_291 VSS_292 VSS_293 VSS_294 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_46 VSS_47 VSS_48 VSS_49 VSS_50 VSS_51 B2 B23 B27 VSS_223 BY45 BY47 VSS_224 VSS_225 VSS_226 VSS_3 VSS_4 VSS_5 VSS_110 VSS_111 VSS_112 BV/0 BY49 BY9 C13 C19 C23 CA48 CB41 CC10 CC3 CC5 DR22 DR28 DR34 DR40 DR46 DT4 DT50 L28 L34 VSS_227 VSS_228 VSS_113 VSS_114 AA48 19 OF 21 AA48 AB5 AB7 AB8 D32 D36 D42 D49 D5 DA30 DA33 DA53 B39 B42 B48 B52 VSS 294 VSS 295 VSS 296 VSS 297 VSS 298 VSS 299 VSS 300 VSS 301 VSS 8 VSS 9 VSS 10 VSS 11 VSS 12 VSS 13 VSS 14 VSS 15 VSS 16 VSS 17 VSS 18 VSS_52 VSS_53 VSS_53 VSS_55 VSS_56 VSS_56 VSS_56 VSS_60 VSS_61 VSS_62 VSS_63 VSS_66 VSS_66 VSS_66 VSS_66 VSS_66 VSS_67 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_76 VSS_76 VSS_76 VSS_76 VSS_77 VSS_78 VSS_78 VSS_78 VSS_79 VS VSS_229 VSS_230 VSS_231 VSS_232 VSS_233 VSS_234 VSS_235 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_116 VSS_117 VSS_118 VSS_119 L42 L44 DF53 AC44 AC49 AD4 AD48 B8 BA48 BA53 DU11 DU16 DU22 L45 L47 L49 M1 M2 DF52 RSVD 20 VSS_120 VSS_121 DT52 DA53 DC17 DD15 DD24 DD26 DD28 DD31 DD33 DD35 DD39 TP20 TP21 TP20 TP22 AD48 AF4 CD44 CD48 CD7 CE49 CG48 CG51 CG52 CG9 CH41 CH42 CH44 CH45 CH47 CJ3 CJ5 CJ9 CK39 CK48 DU28 DU34 VSS_302 VSS_303 VSS_304 VSS_305 DU53 VSS_236 VSS_237 VSS_238 VSS_239 VSS_122 VSS_123 VSS_181 VSS_183 VSS_184 VSS_185 RSVD_28 RSVD_29 RSVD_30 PCH_IST_TP_0 BB8 BC1 BC2 BD12 BD4 BD4 BD8 BD8 BF39 AF8 AG41 M50 N22 N28 N34 N34 N34 N41 N48 P14 P16 P18 P20 P33 P35 P4 P49 P8 R39 R44 T19 T29 T33 T4 T4 T8 U19 VSS_124 VSS_125 DU46 DF49 DV1 DV40 DV52 DW51 E13 RSVD 22 RSVD 31 AG42 AG44 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_240 VSS_241 VSS_242 VSS_306 VSS_307 VSS_308 VSS_309 VSS_310 VSS_126 VSS_127 VSS_128 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 RSVD_TP_28 RSVD_TP_29 RSVD_TP_30 RSVD_TP_31 RSVD_TP_32 RSVD_TP_32 RSVD_TP_35 RSVD_TP_35 RSVD_TP_36 RSVD_TP_36 RSVD_TP_37 RSVD_TP_38 RSVD_TP_38 RSVD_TP_38 RSVD_TP_25 RSVD_TP_26 AG45 AG47 AG48 CY15 VSS_242 VSS_243 VSS_244 VSS_245 VSS_246 VSS_129 VSS_130 RSVD_TP_27 AG53 AH4 BF4 BF41 E19 E35 DD45 DD51 DD52 DE3 DE5 DF19 DF37 DG15 DG21 DG27 VSS_191 VSS_192 VSS_311 VSS_312 VSS_131 VSS_132 A6 A4 TP20 TP23 TP20 TP24 E48 G22 G28 G34 AH8 AK12 BF42 BF44 VSS_26 VSS_27 VSS_28 VSS_29 VSS_247 VSS_248 VSS_313 VSS_314 VSS_133 VSS_134 VSS_193 VSS_194 IST TP 0 BF44 BF45 BF47 BF5 BF7 BF8 BG48 BG53 AK12 AK4 AK48 AK5 AK7 AK8 VSS 248 VSS 249 VSS 250 VSS 251 VSS 252 VSS 253 VSS 254 VSS 255 VSS 256 VSS 257 VSS_314 VSS_315 VSS_316 VSS_317 VSS_318 VSS_320 VSS_320 VSS_321 VSS_322 VSS_323 VSS_135 VSS_136 VSS_195 VSS_196 AY12 W38 U38 CY28 G39 G48 G51 VSS_196 VSS_197 VSS_198 VSS_199 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_40 VSS_41 VSS_42 VSS_42 VSS_43 VSS_44 VSS_44 VSS_45 VSS_138 VSS_139 AM1 AM2 CK53 CL9 VSS_200 VSS_201 VSS_140 VSS_141 CN12 CN48 CN51 CN52 CN9 CP3 CP41 AM4 AM8 BH1 BH2 BH4 BH8 DG39 DG45 H22 H28 14-CPU-SERIES-BGA1449P-0 VSS_142 VSS_143 VSS_202 VSS_203 AN41 AN42 AN44 H34 H8 J39 VSS_323 VSS_324 VSS_325 VSS_326 VSS_327 VSS_328 VSS_329 VSS_330 VSS_331 VSS_332 VSS_332 DG5 DG53 DG6 DJ1 DJ2 DJ4 DK51 DL3 DL5 DM15 DM27 DM27 DM33 DM39 DM4 DM45 DM45 DM45 VSS 203 VSS 204 VSS 205 VSS 206 VSS 207 VSS 208 VSS 209 VSS 210 VSS_145 VSS_145 VSS_146 VSS_147 VSS 258 VSS 259 VSS 260 VSS 261 VSS 262 VSS 263 VSS 264 VSS 266 VSS 266 VSS 267 VSS 269 VSS 271 VSS 271 VSS 272 BK12 BK48 BK48 BK8 BL49 AN45 J49 K16 AN47 VSS_148 VSS_149 VSS_150 VSS_151 VSS_152 AN48 AN53 K18 K20 K22 K28 CP42 CP44 CPU1D 4 OF 21 CP45 CP5 U25 U39 U49 V19 V4 V8 W1 W16 W26 W30 W39 W41 W42 W44 W45 W47 W48 Y4 Y49 Y50 VSS_211 VSS_212 AT4 AT48 AT51 AT8 AV12 BM41 BM42 BM44 BM45 BM47 BM8 BN48 BP41 BP49 BP5 BP50 BP7 BT44 BT48 CR48 CR53 CR9 CT5 CU4 CU9 CV10 CV48 CV5 CV51 CV52 CY17 CY22 CY35 CY41 CY42 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_157 VSS_212 VSS_213 VSS_214 VSS_215 VSS_216 VSS_334 VSS_334 VSS_335 VSS_336 VSS_337 VSS_338 VSS_341 VSS_342 VSS_344 VSS_344 VSS_345 VSS_346 VSS_347 VSS_347 VSS_349 VSS_350 VSS_351 VSS_351 VSS_351 VSS_351 VSS_351 VSS_352 VSS_352 VSS_352 VSS_352 VSS_352 VSS_352 VSS_352 RSVD_2 RSVD_3 DW47 DW49 A48 RSVD 4 RSVD 5 VSS_216 VSS_217 VSS_218 VSS_219 VSS_220 AV39 AV4 AV5 AV7 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 14-CPU-SERIES-BGA1449P-0 VSS_273 VSS 274 VSS 275 VSS 276 VSS 277 VSS 278 VSS 279 VSS_221 VSS_222 AV8 AW1 AW2 AW48 AY4 AY41 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_280 VSS_281 VSS_282 VSS_283 AY42 BV48 BV5 BW10 BY41 AY44 VSS_284 VSS_285 VSS_286 VSS_287 AY47 14-CPU-SERIES-BGA1449P-0 VSS_108 ΔVQ BY42 B13 14-CPU-SERIES-BGA1449P-0 VSS_288 14-CPU-SERIES-BGA1449P-0 AAEON Technology INC. *Meon'* **SoC GND**


NANOCOM-TGU


An /ISUS Company


A0.2 0 0





















202, 2010026 Day to adding intel 1225 Nation TDM cloud for PM sequirement (Add 1225).

DSW_PWROK Control





Parameter	Min	Тур	Max	Unit	Test Conditions/Comments	
SUPPLY		.,,,	mux		7est conditions, comments	
Vcc Operating Voltage Range	2.25		3.6	V		
V _{IN} Operating Voltage Range	0		22	V		
Supply Current		10	15	μA		
VIN Rising Threshold, VTH_RISING	0.56	0.6	0.64	V	V _{CC} = 3.3 V	
VIN Falling Threshold, VTH_FALLING	0.545	0.585	0.625	V	$V_{CC} = 3.3 \text{ V}$	
V _{IN} Hysteresis		15		mV		


RSMRST# Control













AAEON Technology INC.


The SPI to LPC

Size NANOCOM-TGU NA0.2_0_0

Dide: NANOCOM-TGU Sound Sound








An /SUS Company


+V5_Dual/ Discharge/ LED


Document Number Rev: A0.2 0 NANOCOM-TGU


Date: Thursday, April 22, 2021


Sheet: 26 of 34
















Nanocom-TGU don't support C10 Deep Sleep mode.





NANOCOM-TGU Revision History NANOCOM-TGU A0.2_0_0 PCB: 1907NATU01 Date: 2021/03/10

| Project code: E210103 | 7)8D/M | 20 Model name: NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIe SSD 64GB | 2. 9997NATU03-D, (TFJASSY,NANOCOM-TGU Rev A0.1_0 O.Intel Tiger Lake UP3 i3-1115GRELPDDR4x 16GB PCIE SSD 64GB | 2. 9997NATU03-D, (TFJASS

Revision History

Рале 1

Item	Page#	Tîtle	Date	Request Owner	Issue Description	Solution Description	Rev.	Bug II
1	10	38.4MHz	03/10	HW	XTAL vendor suggestion and verification.	Change C18/C19 from 15pF to 10pF.	A02	
2	12	SLP_S0#	03/03	HW	PDG require pull-up resistor on SLP_S0# if a device is monitoring SLP_S0# before RSMRST# de-assertion	Modify R186 from pull down to pull high for SLP_S0# .	A02	
3	32, 12	Split VCCST and VCCSTG PWR	03/03	HW HW	Due to Intel Sighting Report #832245, the System May Fail to Exit S3. Enable VCCST with +VSP3A pull high and VCCSTG with SLP_S3#.	Remove PU14FP/15/PO3/PU20/PU24 circuit for saving PCB space and based on IPS 00557861 replied. Remove R183 and directly short net. Move PR160 to CPU side. Add PC264 to CPU side oz. I bad SW side is no enough PCB space. Add PC264 to CPU v566 oz. I bad SW side is no enough PCB space. Add PC264 to CPU v565 oz. I bad SW side is no enough PCB space. Add PC264 to CPU v565 oz. I bad SW side is no enough PCB space. Based on Sighting #852245, change EN of PU16 to Pull high PR1 to +V3P3A. Change PC14 from 105 ft to 1.147	A02	
4	20	EC PWR	02/22	HW	Due to PM spec modification from ITS571 to IT8528.	Remove LDO (U9) & connect to FB83.	A02	
5	21	EC PWR	02/22	HW	Due to PM spec modification from IT5571 to IT8528.	Remove R2909 and R2910 & connect to +V3P3A.	A02	
6	27	Switch 5VSB & 5Vcore for +V5_DUAL	02/26	HW	CUZ the PG of +V5A discharge slowly, casue MOS switch mismatch and let +V5_DUAL turn off, then turn on.	Change the PG of PWR from +V5A to V5IN_VCC (internal LDO PWR).	A02	
7	27	Fix +V5A enable & Choke modification	02/26	HW	CUZ the voltage divider is wrong for +VSA EN, FAE suggest the correct value. Due to the height of choke for PM regiment.	Change PR524 from 25.1kohm to 120kohm and change PR525 from 10kohm to 22kohm. Change L26 from 1211102276 to 1211X00044.	A02	
8	21, 07, 08	Remove TPM	02/26	HW	Remove TPM ciruit for PM requirement (Add Intel 1225).	Remove SPI0_TPM_CS2# (DF39), the TPM net of Q119, R8977, R8978, R8974, R8976, R8979~R8982, R8975, C2332~C2335, U151 and TPM_PIRQ# (DU19).	A02	
9	21, 07	Remove Sharing Flash	02/26	HW -	Due to SW EE unable supporting sharing SPI Flash design, remove EC and BIOS sharing SPI Flash design. And EC and BIOS connect their own SPI Flash.	Remove R2021 and R8469–R8801 Remove R2021 and R8469–R8801 60782 TGL UP3 PDC Rev2p2 Change R8502 R8504 R8005 from 15 to 0.bm. Add R8605 for Jumper wire. Add R8605 for Jumper wire.	A02	
10	20	Add SPI ROM	03/02	HW	Due to PM spec modification from IT5571 to IT8528.	Add SPI ROM circuit Q7A/Q9/Q120/U11. Add TP89~TP91 for progamming code.	A02	
 11	20, 33,	Change EC	03/02	HW	Due to PM spec modification from ITSS71 to IT8528.	Remove reserved E.C. SSD PWREN & R8546/F8548. Remove reserved SX. EMT PULDO/FRIMS) & R52912. Change PWR connection from V3.34, RTG_ECT to VCC_RTC for reduce 2 dodes. Change PWR connection from V3.34, RTG_ECT to VCC_RTC for reduce 2 dodes. With EIf that follow COM-TGU/6 pin definition. No use E.C., PROCHOTIF for COM-TGU/6 pin No.17. Remove reserved PCH_E.T.HMMTRIPE(1) Change from TP85 to R581 PD for TREAD (RALERTIE) and TP64(CPJ7). Change from TP85 to R581 PD for TREAD (RALERTIE) and TP64(CPJ7). Change from TP85 to R581 PD for TREAD (RALERTIE) and TP64(CPJ7). Change from TP85 to R581 PD for TREAD (RALERTIE) and TP64(CPJ7).	A02	
12	23, 9, 7	Change to 1225	03/02 ->4/16	HW	Due to PM spec modification from IZ19 to IZ25.	Thange Life from 1440279LW0 (7219) to 144XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	A02	
13	27	Fix PWR Down Sequecne fail	03/05	HW	Due to RSMRST# / DSW_PWROK / SLP_SUS# PWR Down Sequence fail, RSMRST# & DSW_PWROK must fall faster than +V3P3A and SLP_SUS# must fall faster than +V1P8A.	Remove R8569 & R8568 for saving PCB space Add U142 (TLV809EA46DPWR) and C2350 for monitor SSB and sending resettl to fix pwr down issue. 2020094 Due to the push-pull output of U2 Remove R8571 & R8570 for 3.3V voltage divider.	A02	
14	17, 20, 29, 30	PM update spec	03/10	PM	CUZ PM spec modification add 1225 and 178528, must narrow IMVP9 circuit (*VCCCORE / +VCCIN_AUX) to saving more PCB space.	Remove whole IMVP9 circuit to add whole New IMVP9 ciruit (PU30PU31/ PU32) Remove whole +VCCIN_AUX circuit to add whole New +VCCIN_AUX ciruit (PU12) New REQUE, REC, SMBDATA_R to IZC R_CLK & IZC_R_DAT. Add TP-109-TP-112 for programing IMVP3.	A02	
15	33, 8	PM update spec	03/10	PM	CUZ PM spec modification add I225 and IT8528, must narrow 3 PCIe SSD PWR (2.5Vf.12/Vg.9V) to saving more PCB space. Support 512G5 for PM spec update & vendor update PWR consumption spec to design PWR.	Remove whole 3 * PCIe SSD PWR circuits to add whole New 3 * Buck ciruits (PU33PU34PU35). Remove reserved CPU_SSD_PWREN (DV25) & R8547. Due to spec support 5/268. VAPSS_SSD_CHARGE Max. crient from 5.98 to 1.474. *VAPSS_SSD_CHARGE Max. Crient from 5.98 to 1.444. *VDPS_SSD_CHARGE MAX. CURRENT ON 5.98 to 1.444. *VDPS_SSD_CHARGE MAX. CURRENT ON 5.98 to 1.444. *VDPS_SSD_CHARGE MAX. CURRENT ON 5.98 to 1.444.	A02	
 16	27	PM update spec	03/02	HW	Due to PM requirment for I225 and PCIe SSD support S12GB.	Change +V5A (PU1) from 13.82A to 14.294A and +V3P3A (PU3) from 2.45A to 2.9A.	A02	
17	31	PWR PG Modify	03/11	HW	PWR team change Pull up PWR rail from +V5_DUAL to +V3P3A for the EN pin of PU12.	Change PR129 Pull up PWR rail from +V5_DUAL to +V3P3A.	A02	
 18	7, 5, 10	Saving PCB space	03/16	HW HW	Due to PCB limitation, remove reserved parts. And change parts size.	Remove TP4 (DK13) / TP1 (DK23)/C106/U16. Change PR533/PR534 from 1050510024 to 105B501039 (0201). Remove U16 SPI Level-Shift for saving PCB space.	A02	
 19	20	Routing	03/16	HW	Due to PCB space limitation, remove SPI Isolation circuit.	Remove SPI Isolation (Q7/Q9/Q120 circuit) for layout routing.	A02	
 20	12	SLP_S5#	03/17	HW	Based on PDG suggestion	Mount R2911.	A02	
 21	23	LAN WAKE	03/19	HW	TGU only support I219 LAN WAKE from 576591-tgl-lp-pch-eds-val1-rev2p1.	Connect R9012 to PCIe WAKE & Reserve R8990 for LAN WAKE.	A02	
22	30, 27	PWR modify	3/23	HW	Randy Modify	Change the PWR of PR178 & PR186 from +V5_DUAL to +V3P3A. Add PG574 (22µF) for +V3P3A. Add C2352 (33µF) for +VIN. Change PR162 to (105A595303) 953 ohm & change PR174 to (1050568124) 88.1K ohm for IMVP9.	A02	
 23	06	Unuse DDR	3/24	HW	Follow PDG & CRB for Unused DDR signals	Connect CPU1.AU53 (ALERT) to GND at CPU side. Follow CRB and Remove no use TP for (CPU1.AU49).	A02	
 24	18, 19, 13	Saving PCB space	4/8	HW	Saving PCB space for DDR routing & follow PDG about the caps amount.	Remove C2302/C2292/C2292/C2298 for +VDDQ_MEM. Remove C2304/C2295/C2290/C2290 for +VDDQ_LFAX_MEM. Remove C2304/C2295/C2290/C2290 for +VDDQ_LFAX_MEM. Remove all BPM rest and R203 (CPU.1 Yet) 3, R204 (CPU.1 Mg) 8, R205 (CPU.1 Ag4) 8, R206 (CPU.1 Yz) .	A02	
 25		ME — — —	4/6	HW	Due to detecting ME version problem and CPU1.DT37 internal low level problem.	Change R115 from pull high 1k ohm to pull down 1k ohm.	A02	
		SMBUS	4/6	HW	Jeff D. suggestion for SMbus Drving issue	Remove Q5 and change R105 & R108 to 0ohm (0201) for SMB_DATA/SMB_CLK.	A02	

