


PICO-APL1 Rev.A1.0_0_0


Apollo Lake SoC Platform Cross Compatibility



Page	Index			
1	Cover Sheet			
2	System Settings			
3	Power Tree			
4	Power Sequence			
5	SOC_DDR			
6	SOC_DISPLAY			
7	SOC_SATA_PCIE_USB			
8	SOC_LPC_SPI_EMMC_SD			
9	SOC_SMBUS_GPIO			
10	SOC_CLK_PCU_RTC			
11	SOC_POWER I			
12	SOC_POWER II			
13	SOC_GND			
14	DDR3L SODIMM			
15	Level Shift			
16	HDMI			
17	PTN3460 eDP to LVDS			
18	LAN_INTEL i210			
19	Super I/O F81801U-I			
20	mini-Card/mSATA			
21	USB 3.0/2.0 PORT			
22	Serial Port 1/2/SATA			
23	HD AUDIO ALC892			
24	H/W Mon/ Debug /CMOS			
25	Auto Power Button/Power in			
26	BIO/GPIO			
27	PMIC_TPS650941_I			
28	PMIC_TPS650941_II			
29	Power VR : +5VA			
30	Power VR : +V3.3A.+V1.5S			
31	POWER SEQUENCE LOGIC			
32	Revision History			

Project Number : E161107

Production Line: Sub.EPI.AA2M



SOC GPIO Pins:

Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PD/I	
GPIO 1	1.8V	20K PD/I	
GPIO_2	1.8V	20K PD/I	
GPIO_3	1.8V	20K PD/I	
GPIO 4	1.8V	20K PD/I	LVDS RBIT0
GPIO 5	1.8V	20K PD/I	LVDS RBIT1
GPIO 6	1.8V	20K PD/I	LVDS_RBIT2
GPIO_7	1.8V	20K PD/I	LVDS_RBIT3
GPIO_8	1.8V	20K PD/I	
GPIO 9	1.8V	20K PD/I	
GPIO_10	1.8V	20K PD/I	
GPIO 11	1.8V	20K PD/I	
GPIO 12	1.8V	20K PD/I	
GPIO 13	1.8V	20K PD/I	GPIO PME#
GPIO 14	1.8V	20K PD/I	WAKE RI#
GPIO 15	1.8V	20K PD/I	EN USB
GPIO 16	1.8V	20K PD/I	LAN1 DISABLE#
GPIO 17	1.8V	20K PD/I	W DISABLE0#
GPIO 18	1.8V	20K PD/I	W DISABLE1#
GPIO 19	1.8V	20K PD/I	
GPIO 20	1.8V	20K PD/I	
GPIO 21	1.8V	20K PD/I	
GPIO 22	1.8V	20K PD/I	SATA GP[0]
GPIO 23	1.8V	20K PD/I	SATA GP[1]
GPIO 24	1.8V	20K PD/I	SATA DEVSLP[0]
GPIO 25	1.8V	20K PD/I	SATA DEVSLP[1]
GPIO 26	1.8V	20K PD/I/OP	SATA LED N
GPIO 27	1.8V	20K PD/I	
GPIO 28	1.8V	20K PD/I	
GPIO 29	1.8V	20K PD/I	
GPIO 30	1.8V	20K PD/I	
GPIO 31	1.8V	20K PD/I	
GPIO 32	1.8V	20K PD/I	
GPIO 33	1.8V	20K PD/I	PMIC IRQ
GPIO 216	1.8V	20K PD/IO	
GPIO 217	1.8V	20K PD/IO	
GPIO 218	1.8V	20K PD/IO	
GPIO 219	1.8V	20K PD/IO/OP	

The Ma	apping ⁻	Table For	Super I/O F8	31801U GPIOs :
		_		

Name	PIN No.	Power	Type	Description & setting
GPIO[6]	42	+3.3V_ALW	I/OOD12t	
GPIO[12]	35	+3.3V	I/OOD12t	WDTRST#
GPIO[15]	36	+3.3V	I/OOD12,st,lv	None
GPIO[16]	37	+3.3V	I/OOD12,st,lv	
GPIO[20]	38	+3.3V	I/OOD12,st,lv	
GPIO[21]	39	+3.3V	I/OOD12t	
GPIO[22]	40	+3.3V	I/OOD12t	
GPIO[23]	41	+3.3V	I/OOD12t	
GPIO[30]	9	+3.3V	I/OOD12t	DCDB#
GPIO[31]	10	+3.3V	I/OOD12t	RIB#
GPIO[32]	11	+3.3V	I/OOD12t	CTSB#
GPIO[33]	13	+3.3V	I/OOD12t	DTRB#
GPIO[34]	14	+3.3V	I/OOD12t	RTSB#
GPIO[35]	15	+3.3V	I/OOD12t	DSRB#
GPIO[36]	16	+3.3V	I/OOD12t	TXB#
GPIO[37]	17	+3.3V	I/OOD12t	RXB#

I/OOD12st,Iv: Low level bi-directional pin with schmitt trigger, can select to OD or OUT by register, with 12 mA source-sink capability.

I/OOD12t : TTL level bi-directional pin, can select to OD or OUT by register, with 12 mA source-sink capability

F75111RG GPIO Pins:

Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VSB3V	Native	BOARDID BIT0
GPIO11	5V	VSB3V	Native	ADM213 EN
GPIO12	5V	VSB3V	Native	81438 SD
GPIO13	5V	VSB3V	Native	
GPIO14	5V	VSB3V	Native	BOARDID BIT1
GPIO15	5V	VSB3V	Native	
GPIO16	5V	VSB3V	Native	
GPIO17	5V	VSB3V	Native	
GPIO20	5V	VSB3V	Native	SEL COM2 MD0
GPIO21	5V	VSB3V	Native	SEL COM2 MD1
GPIO22	5V	VSB3V	Native	COM2 SLEW
GPIO23	5V	VSB3V	Native	BIO-GPIO
GPIO24	5V	VSB3V	Native	DIO P0
GPIO25	5V	VSB3V	Native	DIO P1
GPIO26	5V	VSB3V	Native	DIO P2
GPIO27	5V	VSB3V	Native	DIO P3
GPIO30	5V	VSB3V	GPIO	LVDS EN
GPIO31	5V	VSB3V	GPIO	
GPIO32	5V	VSB3V	GPIO	
GPIO33	5V	VSB3V	GPIO	LVDS PD#

PCB Footprints






SMBus/I2C Addresses:

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
GPIO IC	6Eh
PTN3460 Slave	C0h


PCB STACK: Impedence 50ohm +/-15%. Layer 1 : Component Layer 2 : GND Layer 3 : Signal Layer 4 : GND XXXXX Layer 5 : Signal Layer 6 : VCC Layer 7 : Signal Layer 4 : Signal Layer 9 : GND Layer 10 : Solder

MEAN	Title Sys	tem Settings				
HILVI	Size B	Document Number PICOAPL1A10		Rev: A1.0_0_0		
an Assoc. CO. Date: Tuesday, June 27, 2017 Sheet: 2 of 32						





+V5A -> +V3.3A -> +VNN -> +VCC -> +V1P8A- > +V1P24A -> +V1P8U -> +VDDQ +V1.05S -> +VCC_VCGI


AAL	AN®	Title Pow	er Tree				
HHL	VI	Size Custom	Document Number PICOAPL1A10		Re A1	ev: .0_0	0
an /isl	🔁 assoc. co.	Date: Tueso	day, June 27, 2017	Sheet:	3	of	32
			1				



Power-Up Sequencing (G3 to S0)-Adapter







Title Size Cus


SOC_DDR


Size Document Number
Custom PICOAPL1A10


an /SLS assoc. Co. Date: Tuesday, June 27, 2017 Sheet:


Sheet: 5 of 32


A1.0_0_0



















PICOAPL1A10 A1.0_0_0 an /SUS assoc. co. Date: Tuesday, June 27, 2017 Sheet: 11 of 32


















AB49








HDMI


























LPC Debug Connector


Voltage Monitor(Vcore, Vmem)










Temperature Monitor(CPU, SYS)














8 pin : 1651900860 (TF)IC SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0 1462001280 (TF)IC.Flash Memory.128M Bit serial.SOIC-8(208mil).SMD.w/ Dual & Quad SPI.Winbond.W25Q128FVSIG


















1.35V<EN<12V EN voltage should be lower than 12V









5 4 3 2

HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2016/3/20	A0.1	First Release.	1-31	Daniel	Chienkow
2	2017/1/5	A0.2	1.Add R72 for BIO-GPIO-OK_R pull up Page19 2.Add R477 for pwrbtn/psout pull up Page19 3.Add R55,R20 for spi resister Page24 4.Add GPIO for pwrbtn(Q38,R475) Page09 5.Remove R102,R361 for 422/485 resister Page22 6.Add I2C to LPC connector Page24,26 7.Add Q40 for SATA LED Page22 8.Add R491,R492 for PCIE_CLKRQ2# PCIE_CLKRQ3# Page20 9.Enable USB by +5VAPWRGD Page21 10.Add U34,CN19 for USB port Page21 11.Add Q41 for DDI0_HPD Page26 12.Add PCIE_port4 to BIO connector Page26 13.Add 2200pf(1124522290) at DL1 to GND for glitch adjust 14.Change R464,L6 for +V5A output voltage adjust. Page29 15.Change R112,R299,R312 for OCP adjust. Page27 16.Add C397 for VNN_SVIDglitch adjust. Page27	1-31	Daniel	Chienkow
3	2017/5/18	A0.3	1add power on reisiter(R498) 2LPC CN18change to 1655812130 (TF)WAFER BOX.12P.90D(M).SMD.1.0mm.W/Cap.PINREX.710-74-12TWR6 3.reverse pson(G42) 4.DDICLK DDIDAT level shirt(U40) 5.12C level shirt(U39) 6.BSS138 SPI(C14) 7.PCH_PWROK to spi(R499) 8.LPC Tevel shirt(U50 U51)	1-31	Daniel	Chienkow

AAEAN®	Title Revi	sion History		
	Size B	Document Number PICOAPL1A10		Rev: A1.0_0_0
an /15U5 assoc. co.	Date: Tues	day, June 27, 2017	Sheet:	32 of 32

5 4 3 2 1