


System block diagram

EPIC-WHU A0.1 Block Diagram



Page	Index
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Power Sequence
5	SoC DDI
6	SoC DDR4
7	SoC SPI/LPC/SMBus
8	SoC HDA/SD
9	SoC PCIe/SATA/USB
10	SoC PCIE_CLK/ RTC
11	SoC eMMC
12	SoC System
13	SoC Power
14	PCH Power
15	SoC GND
16	SoC Strap
17	SoC RSVD
18	DDR4 SODIMM_A
19	DDR4 SODIMM_B
20	None
21	None
22	HDMI 2.0 Converter
23	LAN1_I210IS
24	LAN2_I219LM
25	None
26	M.2(Key M)
27	None
28	MiniCard/mSATA(Full)
29	SATA/DIO
30	USB3.0
31	SUPERIO_FINTEK 81966
32	POWER INPUT,MISC
33	COM1~COM2
34	FAN/BIOS/ LPC/ HW Monitor
35	None
36	TANDBY POWER
37	None
38	PWR_+VREG5,+V3.3A
39	PWR_+V1P05A/ +VCCIO
40	PWR_+VDDQ/+VDDQ_VPP/+V1P8A
41	PWR_+VCCSTG/+VCCSFR_OC
42	PWR_+V12S/ +V5S/ +V3P3S
43	PWR_IMVP8 Controller
44	PWR_+VCCCORE
45	PWR_+VCCGT/ +VCCSA
46	Revision History

<Variant Name>

SoC GPIO Pins :


Name	Power Well	Default	GPIO Function	Location
GPIO S0 SC[00]	+V1.8S Core	20k.L	SATA GP[0]	BA12
GPIO S0 SC[01]	+V1.8S Core	20k.L	SATA GP[1]	AY14
GPIO S0 SC[07]	+V1.8S Core	20k.H	N.C.	BD5
GPIO S0 SC[56]	+V1.8S Core	20k.L	N.C.	BD12
GPIO S0 SC[56]	+V1.8S Core	--	N.C.	BC12
GPIO S0 SC[57]	+V1.8S Core	20k.H	N.C.	BD14
GPIO S0 SC[58]	+V1.8S Core	20k.L	N.C.	BC14
GPIO S0 SC[59]	+V1.8S Core	20k.L	LVDS RBIT0	BF14
GPIO S0 SC[60]	+V1.8S Core	20k.L	LVDS RBIT1	BD16
GPIO S0 SC[61]	+V1.8S Core	20k.H	LVDS RBIT2	BC16
GPIO S0 SC[92]	+V1.8S Core	20k.H	LVDS RBIT3	BH30
GPIO S0 SC[93]	+V1.8S Core	20k.H	LVDS RBIT4	BG30
GPIO S0 SC[94]	+V1.8S Core	20k.L	N.C.	AU32
GPIO S0 SC[95]	+V1.8S Core	20k.L	N.C.	AT32
GPIO S5[00]	+V1.8A Suspend	20k.H	WAKE RI#	B18
GPIO S5[01]	+V1.8A Suspend	20k.H	GPIO PME#	B16
GPIO S5[02]	+V1.8A Suspend	20k.H	UIM DET1	C18
GPIO S5[03]	+V1.8A Suspend	20k.H	UIM DET2	A17
GPIO S5[04]	+V1.8A Suspend	20k.L	SoC SM#	C17
GPIO S5[05]	+V1.8A Suspend	20k.L	SoC SCI#	C16
GPIO S5[06]	+V1.8A Suspend	20k.L	N.C.	B14
GPIO S5[07]	+V1.8A Suspend	20k.L	N.C.	C15
GPIO S5[08]	+V1.8A Suspend	20k.L	N.C.	C13
GPIO S5[09]	+V1.8A Suspend	20k.L	N.C.	A13
GPIO S5[10]	+V1.8A Suspend	20k.H	N.C.	C19
GPIO S5[17]	+V1.8A Suspend	20k.H	N.C.	J24
GPIO S5[22]	+V1.8A Suspend	20k.L	N.C.	K24
GPIO S5[23]	+V1.8A Suspend	20k.L	N.C.	N24
GPIO S5[24]	+V1.8A Suspend	20k.L	N.C.	M20
GPIO S5[25]	+V1.8A Suspend	20k.L	N.C.	J18
GPIO S5[26]	+V1.8A Suspend	20k.L	N.C.	M18
GPIO S5[27]	+V1.8A Suspend	20k.H	N.C.	K18
GPIO S5[28]	+V1.8A Suspend	20k.H	N.C.	K20
GPIO S5[29]	+V1.8A Suspend	20k.H	N.C.	M22
GPIO S5[30]	+V1.8A Suspend	20k.H	N.C.	M24

SMBus/I2C Addresses :

Device	8-bit address	7-bit address
SODIMMA	A0h	50h
AD5247BK LCD Backlight Contoller	5Ch	2Eh
PTN3460 Slave		C0h
F75111 GPIO IC	6Eh	37h

PCB Footprints

MOSFET



BJT



PCB STACK :

Board: FR4
Impedance: 50ohm +/-10%
Thickness: 1.8mm +/-10%

- Layer 1 : Component (Top)
- Layer 2 : GND (GND1)
- Layer 3 : Signal (IN1)
- Layer 4 : GND (GND2)
- Layer 5 : Signal (IN2)
- Layer 6 : POWER (VCC)
- Layer 7 : Signal (IN3)
- Layer 8 : Signal (IN4)
- Layer 9 : GND (GND3)
- Layer 10 : Solder (Bottom)

Super I/O GPIO Pins :

Name	Location	5V Tolerance	Power Well	Default mode	Type	Function
GPIOA0	M5	Y	+V3.3A	GPI	I	BKLTNESS UP BTN
GPIOA1	N5	Y	+V3.3A	GPI	O	BKLTNESS DOWN BTN
GPIOA2	M6	Y	+V3.3A	GPI	O	EC BKLTNESS
GPIOA3	N6	Y	N.C.	GPI	N.C.	N.C.
GPIOA4	K6	Y	N.C.	GPI	N.C.	N.C.
GPIOA5	J6	Y	+V3.3A	GPI	O	LAN1 DISABLE#
GPIOA6	M7	Y	+V3.3A	GPI	I	EC PME#
GPIOA7	K7	Y	+V3.3A	GPI	I	WAKE RI#
GPIOB0	A4	Y	+V3.3A	GPI	I	RXD3#
GPIOB1	A3	Y	+V3.3A	GPI	O	TXD3#
GPIOB2	D2	Y	N.C.	GPI	N.C.	N.C.
GPIOB3	B4	Y	N.C.	GPI	N.C.	N.C.
GPIOB4	A2	Y	N.C.	GPI	N.C.	N.C.
GPIOB5	F1	Y	+V3.3A	GPI	O	PWR+V12A EN
GPIOB6	H4	Y	+V3.3A	GPI	O	WDT_RST#
GPIOB7	A1	Y	+V3.3A	GPI	I	ACC OFF SET0
GPIOC0	D1	Y	+V3.3A	GPI	I	PLT_RST# 3P3
GPIOC1	B3	Y	N.C.	GPI	N.C.	N.C.
GPIOC2	B2	Y	N.C.	GPI	N.C.	N.C.
GPIOC3	K13	Y	+V3.3A	GPI	I	ACC_ON SET0
GPIOC4	C2	Y	+V3.3A	GPI	O	SEL COM1 MD0
GPIOC5	J10	Y	+V3.3A	GPI	I	ACC_ON SET1
GPIOC6	E1	Y	+V3.3A	GPI	O	SEL COM1 MD1
GPIOC7	M2	Y	+V3.3A	GPI	O	PWR_BTN_OUT
GPIOD0	N1	Y	+V3.3A	GPI	I	PM_SLP_S3# 3P3
GPIOD1	N3	Y	+V3.3A	GPI	I	PM_SLP_S4# 3P3
GPIOD2	M4	Y	+V3.3A	LPCRST#	I	BUF_PLT_RST#
GPIOD3	N4	Y	+V3.3A	GPI	O	EC_SCI# 3P3
GPIOD4	L2	Y	+V3.3A	GPI	O	EC_SMI# 3P3
GPIOD5	N7	Y	N.C.	GPI	N.C.	N.C.
GPIOD6	M11	Y	N.C.	GPI	N.C.	N.C.
GPIOD7	M12	Y	N.C.	GPI	N.C.	N.C.
GPIOE0	N2	Y	+V5S	GPI	O	DO_1
GPIOE1	A13	Y	+V5S	GPI	O	DO_2
GPIOE2	A12	Y	+V3.3A	GPI	O	81438_SD#
GPIOE3	B12	Y	+V3.3A	GPI	O	AMP_SD#
GPIOE4	E2	Y	+V3.3A	GPI	I	PWSIN#
GPIOE5	N8	Y	+V3.3A	GPI	I	ACC_INT#
GPIOE6	M1	Y	GND	GPI	O	EC_PWRON_PMIC
GPIOE7	M3	Y	+V3.3A	GPI	O	PSON#
GPIOF0	A11	Y	+V5S	GPI	I	DI_1
GPIOF1	B11	Y	+V5S	GPI	I	DI_2
GPIOF2	A10	Y	+V3.3A	GPI	O	EN_USB
GPIOF3	B10	Y	+V3.3A	GPI	O	DIS_TOUCH#
GPIOF4	D9	Y	+V5S	GPI	I	DI_3
GPIOF5	B9	Y	+V5S	GPI	I	DI_4
GPIOF6	B1	Y	N.C.	GPI	N.C.	N.C.
GPIOF7	C1	Y	N.C.	GPI	N.C.	N.C.
GPIOG0	E6	Y		GPI	O	W_DISABLE0#
GPIOG1	A5	Y	N.C.	GPI	N.C.	N.C.
GPIOG2	E7	Y		GPI	O	W_DISABLE1#
GPIOG6	D6	Y	N.C.	GPI	N.C.	N.C.
GPIOH0	D8	Y	+V3.3A	GPI/ID0	O	EC_RSMRST#
GPIOH1	E8	Y	+V3.3A	GPI/ID1	I	RXD4#
GPIOH2	D7	Y	+V3.3A	GPI/ID2	O	TXD4#
GPIOH3	A9	Y	N.C.	GPI/ID3	N.C.	N.C.
GPIOH4	B8	Y	N.C.	GPI/ID4	N.C.	N.C.
GPIOH5	A8	Y	N.C.	GPI/ID5	N.C.	N.C.
GPIOH6	B7	Y	N.C.	GPI/ID6	N.C.	N.C.
GPIOI0	G10	Y		GPI	I	CPU_Temperature
GPIOI1	G13	Y		GPI	I	SYS_Temperature
GPIOI2	G12	Y		GPI	I	VIN_12V
GPIOI3	F9	Y		GPI	I	VIN_5V
GPIOI4	F13	Y		GPI	I	VIN_VOIMM
GPIOI5	F10	Y	N.C.	GPI	N.C.	N.C.
GPIOI6	F12	Y	N.C.	GPI	I	VIN_VCORE
GPIOI7	E13	Y	N.C.	GPI	N.C.	N.C.
GPIOJ0	E12	Y	N.C.	GPI	N.C.	N.C.
GPIOJ1	D13	Y	N.C.	GPI	I	AutoBtn#_SEL
GPIOJ2	D12	Y	N.C.	GPI	N.C.	N.C.
GPIOJ3	C13	Y	N.C.	GPI	N.C.	N.C.
GPIOJ4	B13	Y	+V3.3A	CK32K	O	ADM213_EN
GPIOJ5	C12	Y	+V3.3A	CK32KE	O	COM1_SLEW
GPION0	K1	Y		LAD0	I/O	LPC_AD0
GPION1	J2	Y		LAD1	I/O	LPC_AD1
GPION2	J1	Y		LAD2	I/O	LPC_AD2
GPION3	H2	Y		LAD3	I/O	LPC_AD3
GPION4	K2	Y		LPCCLK	I	CLK_EC_25M
GPION5	H1	Y		LFRAME#	I	LPC_FRAME#
GPION6	G2	Y		SERIRQ	I/O	INT_SERIRQ_3P3

F75111 GPIO Pins :

Name	Location	5V Tolerance	Power Well	Default mode	Type	Function
GPIOA1	M6	Y	+V3.3A	GPI	I	BKLTNESS UP BTN
GPIOA2	N6	Y	+V3.3A	GPI	O	BKLTNESS DOWN BTN
GPIOA3	M7	Y	+V3.3A	GPI	O	EC BKLTNESS
GPIOA4	N7	Y	N.C.	GPI	N.C.	N.C.
GPIOA5	K7	Y	N.C.	GPI	N.C.	N.C.
GPIOA6	J7	Y	+V3.3A	GPI	O	LAN1 DISABLE#
GPIOA7	M8	Y	+V3.3A	GPI	I	EC PME#
GPIOA8	K8	Y	+V3.3A	GPI	I	WAKE RI#
GPIOB1	A5	Y	+V3.3A	GPI	I	RXD3#
GPIOB2	A4	Y	+V3.3A	GPI	O	TXD3#
GPIOB3	D3	Y	N.C.	GPI	N.C.	N.C.
GPIOB4	B5	Y	N.C.	GPI	N.C.	N.C.
GPIOB5	A3	Y	N.C.	GPI	N.C.	N.C.
GPIOB6	F2	Y	+V3.3A	GPI	O	PWR+V12A_EN
GPIOB7	H5	Y	+V3.3A	GPI	O	WDT_RST#
GPIOB8	A2	Y	+V3.3A	GPI	I	ACC_OFF_SET1
GPIOC1	D2	Y	+V3.3A	GPI	I	PLT_RST# 3P4
GPIOC2	B3	Y	N.C.	GPI	N.C.	N.C.
GPIOC3	B4	Y	N.C.	GPI	N.C.	N.C.
GPIOC4	K14	Y	+V3.3A	GPI	I	ACC_ON_SET1
GPIOC5	C3	Y	+V3.3A	GPI	O	SEL_COM1_MD1
GPIOC6	J11	Y	+V3.3A	GPI	I	ACC_ON_SET2
GPIOC7	E2	Y	+V3.3A	GPI	O	SEL_COM1_MD2
GPIOC8	M3	Y	+V3.3A	GPI	O	PWR_BTN_OUT
GPIOD1	N2	Y	+V3.3A	GPI	I	PM_SLP_S3# 3P4
GPIOD2	N4	Y	+V3.3A	GPI	I	PM_SLP_S4# 3P4
GPIOD3	M5	Y	+V3.3A	LPCRST#	I	BUF_PLT_RST#
GPIOD4	N5	Y	+V3.3A	GPI	O	EC_SCI# 3P4
GPIOD5	L3	Y	+V3.3A	GPI	O	EC_SMI# 3P4
GPIOD6	N8	Y	N.C.	GPI	N.C.	N.C.
GPIOD7	M12	Y	N.C.	GPI	N.C.	N.C.
GPIOD8	M13	Y	N.C.	GPI	N.C.	N.C.

+V5A Power consumption

Device	Current(A)
USB3.0*3 + USB2.0*2(pln header)	2.7
+VDDQ/+VDDQ_VTT Power	1.71
+V5S	5.55
Total	9.96

+V5S Power consumption

Device	Current(A)
eDPI/LVDS panel	1
COM port *2	1
DIO	0.5
SATA	1
Audio ALC269	1.05
HDMI *2	1
Total	5.55

+V3P3A Power consumption

Device	Current(A)
WhiskeyLake	0.203
RTL8111G *2	0.74
Super I/O F81804	2
M.2(Key E)	0.01
Super I/O F81804	2
+V1P8A Power	1
+VDDQ_VPP	0.375
PCIE [x4]	6.159
+V3P3S	12.487
Total	12.487

+V3P3S Power consumption

Device	Current(A)
Audio ALC269	0.035
Super I/O F81804	0.01
M.2(Key B)	1
eDPI/LVDS panel	1.5
PTN3460	0.57
PTN3365 *2	0.044
PCIE [x4]	3
Total	6.159


+V12A Power consumption

Device	Current(A)
+V5A Power	
+V3P3A Power	
+VCCCORE Power	
+V1P05A Power	
+VCCIO Power	
+V12S	4.6
Total	2

+V12S Power consumption

Device	Current(A)
LVDS panel	
FAN	0.5
COM port *2	1
PCIE [x4]	2.1
Total	4.6

<Variant Name>



AEEON
an ASUS Company


AEEON Technology INC.

Title: **System Setting**

Size: **Custom** Document Number: **EPD-AEUCBF** Rev: **A0.1_0_0**

Date: **Tuesday, January 19, 2021** Sheet **2** of **46**

Power Delivery



Example:


Enable

Solution IC

Function

Power Good


Power Sequence



DDI2 to HDMI



SoC DDR4



<Variant Name>

AAEON Technology INC.




Title	SoC DDR4
-------	----------

Size	Document Number
Custom	EPD-AEUCBF

Rev	A0.1 0 0
-----	----------


Date: Tuesday, January 19, 2021 Sheet 6 of 46

SoC HDA/SD




SoC PCIe/SATA/USB

RING OSCILLATOR BYPASS




High - Bypass Mode Enabled
Low - Ring Oscillator
No Internal PU/PD

XTAL INPUT MODE



High - Xtal Input is Differential
Low - Xtal Input is Single Ended
No Internal PU/PD

XTAL INPUT FREQUENCY [1:0]



00 - 24MHz
01 - 25MHz
10 - 250MHz
11 - 100MHz

USB 3.1 (Rear I/O)

USB 3.1 (Rear I/O)

USB 2.0 (Rear I/O)

USB 2.0 (Rear I/O)

Mini PCIe Card

TX cap close to Connector.

TX cap close to Connector.




PCIe X4 to M.2(M)

PCIe/SATA to Mini_Card

SATA III connector

PCIe to LAN1

PCIe to LAN2



PCH-LP	PCIE* Controller #1	PCIE* Controller #2	PCIE* Controller #3	PCIE* Controller #4
Flex I/O Lane	0	1	2	3
PCIE* Lane	1	2	3	4
Premium-U	1x4 LR	RP1	RP5	RP9
	1x2+2x1	RP1	RP3	RP7
	2x1+1x2	RP4	RP6	RP8
	4x1	RP1	RP2	RP4

8 of 20

i7-8565U

BGA1528X-24X46

<Variant Name>

AAEON Technology INC.	
Title SoC PCIe/SATA/USB	
Size	Document Number
Custom	EPD-AEUCBF
Date:	Tuesday, January 19, 2021
Sheet	9 of 46
Rev	A0.1_0_0


SoC PCIE_CLK/ RTC

LAN1 I211

LAN2 I219

Mini Card


M.2(M)






JP9(1-2)
27S1000-02C55-01G

Clear CMOS Jumper

	Mode
1-2(Default)	Save CMOS
2-3	Clear CMOS




[24] PCIE_CLKREQ#2



Whiskey Lake-U				PICO-WKU4	Whiskey Lake-U	PICO-WKU4
1	USB3 #1	PCle #1		PCle for M.2(B-Key)	USB2 #1	USB2.0 for M.2(B-Key)
2	USB3 #2	PCle #2		USB 3.0 (Rear I/O)	USB2 #2	USB 2.0 (Rear I/O)
3	USB3 #3	PCle #3		USB 3.0 (Rear I/O)	USB2 #3	USB 2.0 (Rear I/O)
4	USB3 #4	PCle #4		PCle for M.2(E-Key)	USB2 #4	USB2.0 for M.2(E-Key)
5	USB3 #5	PCle #5			USB2 #5	USB 2.0 (Pin Header)
6	USB3 #6	PCle #6			USB2 #6	USB 2.0 (Pin Header)
7		PCle #7	GbE	PCle for LAN1 (RJ-45)	USB2 #7	
8		PCle #8	GbE	PCle for LAN2 (RJ-45)	USB2 #8	
9		PCle #9	GbE		USB2 #9	
10		PCle #10			USB2 #10	
11		PCle #11	SATA 0	SATA for M.2(B-Key)		
12		PCle #12	SATA 1a	SATA III		
13		PCle #13	GbE	PCle [x4]		
14		PCle #14	GbE	PCle [x4]		
15		PCle #15	SATA 1b	PCle [x4]		
16		PCle #16	SATA 2	PCle [x4]		


<Variant Name>



AAEON Technology INC.
SoC PCIE_CLK/ RTC
Custom EPD-AEUCBF
Date: Tuesday, January 19, 2021

Rev
A0.1_0_0

SoC eMMC



XTAL INPUT MODE

High - Xtal is Attached
Low - Xtal Input is Single Ended


XTAL FREQUENCY SELECT

High - 24MHz
Low - 38.4/19.2MHz (Default)



MAF/SAF STRAP

High - SAF Enabled
Low - MAF Enabled
Weak Internal PD


<Variant Name>



SoC Power



PCH Power



<Variant Name>



AAEON Technology INC.

Title **PCH Power**

Size	Document Number
Custom	EPD-AEUCBF


Rev

A0.1 0 0


Date: Tuesday, January 19, 2021

Sheet 14 of 46



SoC GND



<Variant Name>



 An ASUS Company		AEEON Technology INC.	
Title		SoC GND	
Size	Document Number	Rev	
Custom	EPD-AEUCBF		A0.1_0_0
Date:	Tuesday, January 19, 2021	Sheet	15 of 46

SoC Strap



This Page Is Intentionally Blank

DDR4 SODIMM_A



<Variant Name>





AAEON Technology INC.

Title	DDR4 SODIMM_A
-------	---------------

Size	Document Number
Custom	EPD-AEUCBF


Rev **A0.1_0_0**


[illegible]


Remove eDP/LVDS


Remove VGA

<Core Design>

 an ASUS assoc. co.	Title None	
	Size Custom	Document Number EPD-AEUCBF
Date: Tuesday, January 19, 2021		Rev: A0.1_0_0
Sheet: 21 of 46		







<Variant Name>

**AAEON Technology INC.**

1	Title
---	-------

TOUCH PANEL

Size

Document Number	
-----------------	--

Custom


EPD-AEUCBF

Rev

A0.1_0_0

Date: Tuesday, January 19, 2021

M.2(Key M)



MH2(SCREW)1
(TF)Screw.M3.0*0.5*4.00mm.IMS.Black.Nylok


MH4
(TF)BOSS.M3*6.5+1.5mm.Sn

<Variant Name>



AAEON Technology INC.			
Title			
M.2(Key M)			
Size	Document Number	Rev	
B	EPD-AEUCBF	A0.1_0_0	
Date:	Tuesday, January 19, 2021	Sheet	26 of 46

Remove M.2 (Key-E)

<Variant Name>


		AAEON Technology INC.	
		Title None	
Size B	Document Number EPD-AEUCBF		Rev A0.1_0_0
Date: Tuesday, January 19, 2021	Sheet 27	of 46	

miniCard/mSATA(Full)




+V1P5S: 500mA
+V3P3A: 2750mA

Default: mSATA



MH2
(TF)Boss.M2*0.4x6.6mm.Sn.SMD for MINICARD 9.0mm EMI STOP



MH2(SCREW)


(TF)SCREW.M2xP0.4x4.IMS.D=4.4.Black

Remove NanoSIM


<Core Design>

AAEON Technology INC.			
Title			
MiniCard/mSATA(Full)			
Size	Document Number	Rev	
Custom	EPD-AEUCBF	A0.1_0_0	
Date:	Tuesday, January 19, 2021	Sheet	28 of 46

DIO



SATA







<Variant Name>

AAEON An ASUS Company		AAEON Technology INC.	
Title		SATA/DIO	
Size	Document Number	Rev	
B	EPD-AEUCBF		A0.1_0_0
Date:	Tuesday, January 19, 2021	Sheet	29 of 46

USB

USB3.0 *2(Rear I/O)




Remove USB 3.1 x2 + USB 2.0 x2


<Variant Name>

AAEON Technology INC.			
Title			
USB3.0			
Size	Document Number		Rev
B	EPD-AEUCBF		A0.1_0_0
Date:	Tuesday, January 19, 2021	Sheet	30 of 46


Power Input




Front Panel




Wake On Modem




Reset Circuit




Discharge Circuit




LED





Speaker



Mounting Holes





COM1





Reserved for FAIL-SAVE.

RX1 R593 X/R0402 DCD1
TX1 R557 X/R0402 DTR1





COM2 Pin9 Function Selection		
1-2	+12V	
3-4	Ring	Default
5-6	+5V	

COM2



Reserved for FAIL-SAVE.

RX2 R521 X/R0402 DCD2
TX2 R503 X/R0402 DTR2



COM2 Pin9 Function Selection		
1-2	+12V	
3-4	Ring	Default
5-6	+5V	

Maximum Slew rate control		
SLEW	RS-232	RS-485/RS-422
0	1Mbps	10Mbps
1	250Kbps	250Kbps

Pin Mapping			
	RS-232	RS-485	RS-422
R1_IN	DSR		
T1_OUT	RTS		
T2_OUT	TX		RS422_RX+ (A)
T3_OUT	DTR		RS422_RX- (B)
R2_IN	CTS		
R3_IN	RI		
R4_IN	RX	RS485_D+ (A)	RS422_TX+ (A)
R5_IN	DCD	RS485_D- (B)	RS422_TX- (B)

Serial Port 2 Mode Selection			
SD	MODE_1	MODE_2	MODE
0	0	0	RS-422
0	0	1	RS-232
0	1	0	RS-485 (Driver Half Duplex)
0	1	1	RS-485 (Receiver Half Duplex)
1	X	X	Shutdown MODE

<Variant Name>

AAEON Technology INC.


COM1~COM2

Size: Custom Document Number: EPD-AEUCBF Date: Tuesday, January 19, 2021 Sheet: 33 of 46

AAEON®
An ASUS Company

BIOS


Voltage Monitor(Vcore, Vmem) Temperature Monitor(CPU, SYS)




<Variant Name>

AAEON Technology INC.	
Title	
FAN/BIOS/ LPC/ HW Monitor	
Size	Document Number
Custom	EPD-AEUCBF
Date	Tuesday, January 19, 2021
Sheet	34 of 46
Rev	A0.1_0_0

Remove Audio


<Variant Name>	
 An ASUS Company	
AAEON Technology INC.	
Title	
None	
Size	Document Number
Custom	EPD-AEUCBF
Date: Tuesday, January 19, 2021	Rev
Sheet 35 of 46	A0.1_0_0

Powering ERP well of SIO




Remove 9~36V input


+VREG5



+V1P05A



+VCCIO



<Variant Name>

**AAEON Technology INC.**

Title **PWR_+V1P05A/ +VCCIO**

Size	Document Number
Custom	EPD-AEUCBF

A0.1_0_0

[illegible][illegible]

ALL_SYS_PWRGD

Inputs to U27:

- PWRGD_DDR_VCCIO_VRS
- PWRGD_SUS_VRS
- +VCCSTG_PG

Inputs to U28:

- +VCCST_CPU_PG
- +VCCSFR_OC_PG


Output of U28: ALL_SYS_PWRGD

Resistor values:


- R524: 10K
- R523: 0 5%
- R522: 0 5%
- R508: 0 5%
- R505: 0 5%
- R512: 0 5%
- R502: 10K
- R501: 100K

Capacitor values:


- C502: 0.1uF
- C0201: 10V
- C503: 0.1uF
- C0201: 10V




+V12S




+V5S




+V3P3S




<Core Design>

 An ASUS Company		AAEON Technology INC.	
		Title	
Size		Document Number	
Date		Rev	
Tuesday, January 19, 2021		A0.1_0_0	
Sheet		of	
42		46	


IMVP8 Controller




+VCCCORE



<Variant Name>

		AAEON Technology INC.	
		Title	
Size		Document Number	
Date:		Tuesday, January 19, 2021	
Sheet		44	
of		46	
Rev		A0.1_0_0	

+VCCSA



HISTORY

Date	Revision	Page	Modification list	Reason
2020/11/10	A0.1		First Release.	