

Page	Index
1	Cover Sheet
2	System Settings
3	Power Tree
4	Power Sequence
5	SOC_DDR
6	SOC_DISPLAY
7	SOC_SATA_PCIE_USB
8	SOC_LPC_SPI_EMMC_SD
9	SOC_SMBUS_GPIO
10	SOC_CLK_PCU_RTC
11	SOC_POWER I
12	SOC_POWER II
13	SOC_GND
14	DDR3L
15	Level Shift
16	HDMI
17	eDP
18	LAN_RealTeK 8111G
19	EC IT8528
20	M.2*2
21	USB 3.0/2.0 PORT
22	TPM & SATA & MISC
23	MIPI-CSI
24	EMMC
25	FAN/Debug/COMS/BIOS
26	Audio ALC269
27	Front Panel/Power In
28	BIO/COM Port
29	PMIC_TPS650941_I
30	PMIC_TPS650941_II
31	Power VR : +5VA
32	POWER SEQUENCE LOGIC
33	Power VR : +V3.3A
34	Revision History

SOC GPIO Pins :

Name	Power Well	Default	GPIO Function
GPIO 0	1.8V	20K PD/I	
GPIO 1	1.8V	20K PD/I	
GPIO 2	1.8V	20K PD/I	
GPIO 3	1.8V	20K PD/I	
GPIO 4	1.8V	20K PD/I	
GPIO 5	1.8V	20K PD/I	
GPIO 6	1.8V	20K PD/I	
GPIO 7	1.8V	20K PD/I	
GPIO 8	1.8V	20K PD/I	
GPIO 9	1.8V	20K PD/I	
GPIO 10	1.8V	20K PD/I	
GPIO 11	1.8V	20K PD/I	
GPIO 12	1.8V	20K PD/I	
GPIO 13	1.8V	20K PD/I	GPIO PME#
GPIO 14	1.8V	20K PD/I	
GPIO 15	1.8V	20K PD/I	
GPIO 16	1.8V	20K PD/I	GPIO BTN#
GPIO 17	1.8V	20K PD/I	
GPIO 18	1.8V	20K PD/I	
GPIO 19	1.8V	20K PD/I	
GPIO 20	1.8V	20K PD/I	
GPIO 21	1.8V	20K PD/I	
GPIO 22	1.8V	20K PD/I	SATA GPIO
GPIO 23	1.8V	20K PD/I	
GPIO 24	1.8V	20K PD/I	
GPIO 25	1.8V	20K PD/I	
GPIO 26	1.8V	20K PD/I/OP	SATA LED N
GPIO 27	1.8V	20K PD/I	
GPIO 28	1.8V	20K PD/I	
GPIO 29	1.8V	20K PD/I	
GPIO 30	1.8V	20K PD/I	
GPIO 31	1.8V	20K PD/I	
GPIO 32	1.8V	20K PD/I	
GPIO 33	1.8V	20K PD/I	PMIC IRQ
GPIO 216	1.8V	20K PD/IO	
GPIO 217	1.8V	20K PD/IO	
GPIO 218	1.8V	20K PD/IO	
GPIO 219	1.8V	20K PD/IO/OP	EMMC0 RST N

PCB STACK :

Impedence 50ohm +/-15%.

- Layer 1 : Component
- Layer 2 : GND
- Layer 3 : Signal
- Layer 4 : GND
- Layer 5 : Signal
- Layer 6 : VCC
- Layer 7 : Signal
- Layer 4 : Signal
- Layer 9 : GND
- Layer 10 : Solder

GA20/ECSCI/ECSMI/KBRST# pay attention for leak current DO NOT place any pull up resistor on G0,G2,G6 (Reserved for Hardware strap)

(2) Open-drain output pin should be pulled.

(1) Each input pin should be driven or pulled.

Note 1 : Since all GPIO belong to VSTBY power domain, and there are some special considerations below:

(1) If it is output to external VCC derived power domain circuit, this signal should be isolated by a diode such as KBRST# and GA20.


(2) If it is input from external VCC derived power domain circuit, this external circuit must consider not to float the GPIO input.

The Mapping Table For Super E/C IT8528 GPIOs :

Name	PIN No.	5VT	Type	Description & setting	Name	PIN No.	5VT	Type	Description & setting
GPIO[A0]	M5				GPIO[F0]	A11			GPIO
GPIO[A1]	N5				GPIO[F1]	B11			GP11
GPIO[A2]	M6				GPIO[F2]	A10			DTRA#
GPIO[A3]	N6			FAN_PWM1	GPIO[F3]	B10			RTSA#
GPIO[A4]	K6			BRD_ID0	GPIO[F4]	D9			
GPIO[A5]	J6			BRD_ID1	GPIO[F5]	B9			EC_MUTE#
GPIO[A6]	M7			BRD_ID2	GPIO[F6]	B1			SMB_CLK_BIO
GPIO[A7]	K7			RTSB#	GPIO[F7]	C1			SMB_DAT_BIO
GPIO[B0]	A4			RXA#	GPIO[G0]	E6			
GPIO[B1]	A3			TXA#	GPIO[G1]	A5			DTRB#
GPIO[B2]	D2				GPIO[G2]	E7			
GPIO[B3]	B4			SMB_CLK_A	GPIO[G6]	D6			DSRA#
GPIO[B4]	A2			SMB_DATA_A	GPIO[H0]	D8			EC_RSMRST#(Reseved)
GPIO[B5]	F1			PMIC_ON	GPIO[H1]	E8			RXB#
GPIO[B6]	H4			WDT_RST#	GPIO[H2]	D7			TXB#
GPIO[B7]	A1			SYS_RESET#	GPIO[H3]	A9			PCH_PWROK(Reseved)
GPIO[C0]	D1				GPIO[H4]	B8			BIO-GPIO-R(Reserved)
GPIO[C1]	B3				GPIO[H5]	A8			
GPIO[C2]	B2				GPIO[H6]	B7			
GPIO[C3]	K13				GPIO[I0]	G10			TH1_CPU
GPIO[C4]	C2			EC_WAKE0#	GPIO[I1]	G13			TH2_SYS
GPIO[C5]	J10				GPIO[I2]	G12			VCORE_SEN
GPIO[C6]	E1			LAN1_EN	GPIO[I3]	F9			V5ALW_SEN
GPIO[C7]	M2			PM_PWRBTN#_3P3	GPIO[I4]	F13			VDDR3L_SEN
GPIO[D0]	N1			PM_SLP_S3#_3P3	GPIO[I5]	F10			DCDB#
GPIO[D1]	N3			M_SLP_S4#_3P3	GPIO[I6]	F12			DSRB#
GPIO[D2]	M4			LPC_RST#	GPIO[I7]	E13			CTSB#
GPIO[D3]	N4			EC_SCI#	GPIO[J0]	E12			
GPIO[D4]	L2			EC_SMI#	GPIO[J1]	D13			ATX_DIPSW
GPIO[D5]	N7			CTSA#	GPIO[J2]	D12			
GPIO[D6]	M11			FAN_TACH1	GPIO[J3]	C13			ADM213_EN
GPIO[D7]	M12				GPIO[J4]	B13			DCDA#
GPIO[E0]	N2			GPO0	GPIO[J5]	B13			RIA#
GPIO[E1]	A13			GPO1	GPIO[J6]	F2			
GPIO[E2]	A12			W_DISABLE2#	GPIO[J7]	G1			
GPIO[E3]	B12			W_DISABLE1#					
GPIO[E4]	E2			EXT_PWRBTN#					
GPIO[E5]	N8			RTSB#					
GPIO[E6]	M1			EN_USB					
GPIO[E7]	M3			PS_ON#					





Title		
System Settings		
Size B	Document Number PICO-APL3	Rev: A0.2
Date: Tuesday, May 09, 2017		Sheet: 2 of 34




+V5A -> +V3.3A -> +VNN -> +VCC -> +V1P8A -> +V1P24A -> +V1P8U -> +VDDQ  
+V1.05S -> +VCC\_VCGI

Power Type	Voltage Range (V)	Voltage Tolerance (AC+DC+Ripple)	Iccmax (A)
VCC_VCGI	0.45-1.3	DC Load Line (DCLL) = TBD Ripple at Iccmax = +/-15mV TOB_Iccmax = +/-20mV Maximum overshoot voltage = 100mV Maximum overshoot duration = 50 µs	21
VNN	0.45-1.3	+/-50mV	4.8
VCC_V1P05	1.05	+/-5%	2.7
VCC_V1P24_1P35_A	1.24V or 1.35V	+/- 5%	1.3
VCC_V1P24_A	1.24	+/-5%	TBD
VCC_V1P8V_A	1.8	+/-5%	0.4
VDDQ	1.35	+/-5%	2.8 (excluding DRAM)
	1.24	+/-5%	
VCC_3P3V_A	3.3	+/-5%	0.15
VCC_RTC_3P3V	2-3.47	N/A	TBD









M.2

BIO

LAN

BIO

M.2

BIO

M.2

U25E

APL\_SOC

PCIE

USB3.0

USB\_SSIC

SATA

PCIE/USB3.0/SATA

USB2.0



BIO

mini-pcie2

mini-pcie1

USB3.0 Ports

A0.2 Correct




Title <b>SOC_SATA_PCIE_USB</b>		
Size Custom	Document Number <b>PICO-APL3</b>	Rev: <b>A0.2</b>
Date: <b>Monday, May 22, 2017</b>		Sheet: <b>7</b> of <b>34</b>



























## Memory down



## Memory down



### DDR3 Termination










5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1



Title <b>Level Shift</b>		
Size <b>B</b>	Document Number <b>PICO-APL3</b>	Rev: <b>A0.2</b>
Date: <i>Tuesday, May 09, 2017</i>		Sheet: <b>15</b> of <b>34</b>


## HDMI






Title <b>eDP</b>		
Size Custom	Document Number <b>PICO-APL3</b>	Rev: <b>A0.2</b>
Date: <b>Tuesday, May 09, 2017</b>		Sheet: <b>17 of 34</b>

RealTek 8111G










## M.2 Key B







USB3.0 x 2







Title			
USB 3.0/2.0 PORT			
Size	Document Number		Rev:
Custom	PICO-APL3		A0.2
Date: Tuesday, May 16, 2017			Sheet: 21 of 34






Title <b>TPM &amp; SATA &amp; MISC</b>		
Size Custom	Document Number <b>PICO-APL3</b>	Rev: <b>A0.2</b>
Date: Sunday, May 14, 2017		Sheet: 22 of 34

## MIPI X4 CSI CONNECTOR




Reserved for OSC Clock Filter  
(Close to Connector)











LPC Debug Connector



USB (1 co-lay FAN)





SPI BIOS




Title		
FAN/ Debug		
Size	Document Number	Rev:
Custom	PICO-APL3	A0.2
Date: Wednesday, May 17, 2017		Sheet: 25 of 34

Tied at one point only under the ALC269 or near the ALC269






+12V Power Input




Auto Power Button

Front Panel




CMOS Control Selection(RTC_RST#)		
No Stuff	Save CMOS	Default
3-4	Clear CMOS	


Auto power button		
No Stuff	ATX	Default
1-2	AT	




Power LED



System Reset




Mounting Holes / Non-PTH




Title		
Front Panel/Power in		
Size B	Document Number PICO-APL3	Rev: A0.2
Date: Monday, May 15, 2017		Sheet: 27 of 34


## BIO




## COM1/RS232




## COM2/RS232




### A0.2 Pin3, Pin8 Setup



### A0.2 Add




## Wake on Modem





A0.2 remove HCC reserved Signal



Title		
BIO/COM Port		
Size	Document Number	Rev:
Custom	PICO-APL3	A0.2
Date: Tuesday, May 16, 2017		Sheet: 28 of 34









Title <b>Power VR : +V5A</b>			
Size Custom	Document Number <b>PICO-APL3</b>		Rev: <b>A0.2</b>
Date: <i>Tuesday, May 09, 2017</i>			Sheet: <b>31</b> of <b>34</b>




+3.3V



+5V



+12V



<Variant Name>



Title		
Power Sequence Logic		
Size	Document Number	Rev:
Custom	PICO-APL3	A0.2
Date: Tuesday, May 09, 2017		Sheet: 32 of 34



[illegible]

# HISTORY

Item	Date	Revision	Page	Modification List	Reason	Approve By
1	2016/12/20	A0.1	1-34	First Release.		
2	2017/05/08	A0.2	2	PICO-APL3 System Setting	Correct the GPIO Table	
		A0.2	3	PICO-APL3 Power Sequence	Correct the Power Sequence Diagram	
		A0.2	7	Add U98	DDC level shifter change	
		A0.2	8	Add U100 U101	Add LPC Level Shifter	
		A0.2	8	Del R171, Add R175	LPC level change to 1.8V	
		A0.2	9	GPIO_BTN# move to GPIO16	GPIO_BTN# move to GPIO16	
		A0.2	14	R725,R723,R724,R728,R730,R729,R722,R721 R1844 R203	Correct footprint	
		A0.2	16	Add U32	Add HDMI Active Level Shifter	
		A0.2	19	Add Second COM port	Add Second COM port	
		A0.2	25	Del Q67 R1809 R1820 R1823 R1824	Del second FAN	
		A0.2	27	Add CN60	Devide A0.1 Front Panel Header into 2 headers (CN53 CN60)and 2 Jumpers (JP6 JP7)	
		A0.2	28	Add U99 CN61	Add Second COM port	
		A0.2	20	CN11 Change to 1654801832	CN11 Change to 1654801832	
		A0.2	30	PS_ON connect to PMIC pin 62	Reserved PS_ON to PMIC for 4 sec. force shutdown	
		A0.2	27	CN53 CN54 chang to CN53, CN60, JP7, JP6	CN53 CN54 change Pin Define	
		A0.2	27	USB_OC0#, USB_OC1# Swap	Correct USB_OC# order	



Title <b>Revision History</b>		
Size B	Document Number <b>PICO-APL3</b>	Rev: <b>A0.2</b>
Date: <i>Monday, May 22, 2017</i>		Sheet: <b>34</b> of <b>34</b>