


COM-SKH Rev. A0.1 BLOCK DIAGRAM





Page	Description
01	TITLE PAGE
02	System Setting
03	Power Map
04	Power Sequence
05	PROCESSOR 1-DMI/PEG
06	PROCESSOR 2-DDR4
07	PROCESSOR 3-DDI/EDP
08	PROCESSOR 4-CFG/RSVD
09	PROCESSOR 5-PWR1
10	PROCESSOR 6-PWR2
11	PROCESSOR 7-VSS
12	DDR4 SO-DIMM-A
13	DDR4 SO-DIMM-B
14	PCH 1-SPI/SMLINK/UART/I2C
15	PCH 2-CLK
16	PCH 3-DMI/USB2.0/PCIe/USB3
17	PCH 4-DDI/USB3/LPC/eSPI
18	PCH 5-PCIe/SATA/FAN
19	PCH 6-HDA/SMB/MISC/I2S/RTC
20	PCH 7-PWR
21	PCH 8-VSS
22	LAN I219
23	Row A/B & C/D
24	SPI_TPM
25	EC -ITE8528/H/W Monitor/WDT
26	DP to LVDS
27	DP to VGA
28	POWER +V3.3A
29	POWER +V3.3A
30	POWER SWITCH_5V_3V1.8_STG
31	POWER VCCIO/+V1.8A
32	POWER +VDDQ_MEM/VPP
33	POWER +V1.0A
34	IMVP8 NCP81245 1
35	IMVP8 VCORE
36	IMVP8 VCOGT
37	IMVP8 VCCSA
38	Boot Sequence/iAMT Control
39	History

COM Express




TITLE BLOCK		
Size B	Document Number COM-SKH	Rev: A0.1
Date: Tuesday, April 14, 2015	Sheet: 1	of 45




 an ASUS ASSOC. CO.		Title <b>System Setting</b>	
		Size C	Document Number <b>COM-SKH</b>
Date: <i>Tuesday, April 14, 2015</i>		Rev: <b>A0.1</b>	
		Sheet: <b>2</b> of <b>45</b>	


ROW A/B/C/D	
VIN_EXT=12V	+V5A1=5V



Title <b>POWER MAP</b>		
Size A	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 21, 2015</i>		Sheet: <b>3</b> of <b>45</b>









# SKYLAKE-H BGA PROCESSOR(DMI/PEG)



Title <b>PROCESSOR(1/7)</b>		
Size A	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>5</b> of <b>45</b>










### GND, RSVD, and NCTF Signals

Signal Name	Description
Vss	Processor ground node
Vss_NCTF	<b>Non-Critical To Function:</b> These signals are for package mechanical reliability.
RSVD	<b>Reserved:</b> All signals that are RSVD and RSVD_NCTF must be left unconnected on the board.
RSVD_NCTF	
RSVD_TP	Intel recommends that all RSVD_TP signals have via test points.



	Title
1	1. Title of the report
2	2. Summary of the report
3	3. Introduction
4	4. Objectives
5	5. Methodology
6	6. Results
7	7. Discussion
8	8. Conclusion
9	9. References
10	10. Appendix
11	11. Glossary
12	12. Index
13	13. Bibliography
14	14. List of figures
15	15. List of tables
16	16. List of abbreviations
17	17. List of symbols
18	18. List of equations
19	19. List of formulas
20	20. List of diagrams
21	21. List of charts
22	22. List of graphs
23	23. List of maps
24	24. List of photographs
25	25. List of illustrations
26	26. List of drawings
27	27. List of sketches
28	28. List of diagrams
29	29. List of charts
30	30. List of graphs
31	31. List of maps
32	32. List of photographs
33	33. List of illustrations
34	34. List of drawings
35	35. List of sketches
36	36. List of diagrams
37	37. List of charts
38	38. List of graphs
39	39. List of maps
40	40. List of photographs
41	41. List of illustrations
42	42. List of drawings
43	43. List of sketches
44	44. List of diagrams
45	45. List of charts
46	46. List of graphs
47	47. List of maps
48	48. List of photographs
49	49. List of illustrations
50	50. List of drawings
51	51. List of sketches
52	52. List of diagrams
53	53. List of charts
54	54. List of graphs
55	55. List of maps
56	56. List of photographs
57	57. List of illustrations
58	58. List of drawings
59	59. List of sketches
60	60. List of diagrams
61	61. List of charts
62	62. List of graphs
63	63. List of maps
64	64. List of photographs
65	65. List of illustrations
66	66. List of drawings
67	67. List of sketches
68	68. List of diagrams
69	69. List of charts
70	70. List of graphs
71	71. List of maps
72	72. List of photographs
73	73. List of illustrations
74	74. List of drawings
75	75. List of sketches
76	76. List of diagrams
77	77. List of charts
78	78. List of graphs
79	79. List of maps
80	80. List of photographs
81	81. List of illustrations
82	82. List of drawings
83	83. List of sketches
84	84. List of diagrams
85	85. List of charts
86	86. List of graphs
87	87. List of maps
88	88. List of photographs
89	89. List of illustrations
90	90. List of drawings
91	91. List of sketches
92	92. List of diagrams
93	93. List of charts
94	94. List of graphs
95	95. List of maps
96	96. List of photographs
97	97. List of illustrations
98	98. List of drawings
99	99. List of sketches
100	100. List of diagrams

## PROCESSOR(3/7)

Size  
A


Document Number  
**COM-SKH**



Rev:  
A0.1

Date: *Tuesday, April 14, 2015*

Sheet: 8 of 45












Sheet: 9 of 45










# SODIMM#B



Title <b>DDR4 SO-DIMM-B</b>		
Size <b>A</b>	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>13</b> of <b>45</b>





# NOTE:


Any differential clock pair not being used must be left as no connect and its associated clock buffer must be disabled by means of the Intel ME FW

Any single ended clock signal not being used must be left as no connect and its associated clock buffer must be disabled by means of the Intel ME FW.



Title <b>PCH(2/8)</b>		
Size A	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>15</b> of <b>45</b>







Title <b>PCH(3/8)</b>		
Size <b>A</b>	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>16</b> of <b>45</b>





Controller Link  
The Controller Link is used  
manage the wireless LN devi



**PCH(5/8)**

Size  
A

Document Number  
**COM-SKH**


Rev:  
A0.1



Date: *Tuesday, April 14, 2015*

Sheet: 18 of 45



<b>Title</b> <b>PCH(6/8)</b>		
<b>Size</b> <b>Custom</b>	<b>Document Number</b> <b>COM-SKH</b>	<b>Rev:</b> <b>A0.1</b>
<b>Date:</b> <i>Tuesday, April 14, 2015</i>		<b>Sheet:</b> <b>19</b> of <b>45</b>







Title <b>PCH(8/8)</b>		
Size A	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>21</b> of <b>45</b>

**A4EON®**  
an ASUS® assoc. co.

Sheet: 22 of 45







VGA HSYNC VSYNC



Bright Control BOM Control

ROW A/B & C/D

Size	Document Number	Rev.
C	COM-SKH	A0.1


Date: Tuesday, April 14, 2015 Sheet: 23 of 45

# MODULE SPI Interface









11/10 Add

## CARRY SPI Interface



## SPI ROM FLASH TOOL



Title

SPI TPM

Size  
Custom













Document Number  
COM-SKH

Rev:  
A0.1

Date: Monday, April 20, 2015

Sheet: 24 of 45





IT8528  
IT8529  
VFBGA

EXTERNAL SERIAL FLASH

SPI ENABLE

CLOCK

IT8528VGF

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND

EC\_AGND



EC\_AGND

EC\_AGND


EC\_AGND

EC\_AGND

EC\_AGND



PTN3460





CFG1	HIGH	Dual LVDS Bus
	LOW	Single LVDS Bus
CFG2	HIGH	JEIDA or VESA Format (18 bpp)
	OPEN	JEIDA Format (24 bpp)
	LOW	VESA Format (24 bpp)
CFG3	HIGH	LVDS CLK Frequency 0.5%
	OPEN	LVDS CLK Frequency 1%
	LOW	LVDS CLK Frequency 0%
CFG4	HIGH	LVDS Output Swing 400mV
	OPEN	LVDS Output Swing 300mV
	LOW	LVDS Output Swing 250mV





Title DP TO LVDS		
Size B	Document Number COM-SKH	Rev: A0.1
Date: Tuesday, April 14, 2015		Sheet: 26 of 45

1. +1.05V power supply tolerance range -5%~+25%
2. +3.3V power supply tolerance range +/-10%




### Reserve for Test



Note:

HPD要不要反向,要看DDI來源晶片的設計.


# CH7517



Title		
<b>DP to VGA</b>		
Size B	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>27</b> of <b>45</b>




+V3.3A




Title		
<b>PPWER SWITCH +V3A</b>		
Size B	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>29</b> of <b>45</b>

## +V5A switch circuit


+V5A1, from carrier board  
+V5A, from COM Module





To PCH



To CPU






## Discharge





# +VCCIO


## VCCIO ENABLE




Title <b>+V1.05/+V1.5S</b>		
Size A	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: Tuesday, April 14, 2015		Sheet: 31 of 45











Title <b>+V1.0A</b>		
Size B	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: Tuesday, April 14, 2015		Sheet: 33 of 45












## RSMRST#\_PWRGD





## ALL\_SYS\_PWRGD



## PCH\_PWROK



## COM Mounting Holes



Title <b>Boot Sequence/iAMT Control</b>		
Size A	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: Tuesday, April 14, 2015		Sheet: 38 of 45

# HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
	2015/	A0.1	First Release			

還未接線

已接接了  
但不確定


James Wu  
修改

Vic 修改


Jamew Yang  
修改




Title <b>HISTORY</b>		
Size A	Document Number <b>COM-SKH</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>39</b> of <b>45</b>







# CH7517



## Note:

1. +1.05V power supply tolerance range -5%~+25%
2. +3.3V power supply tolerance range +/-10%

## Note : CH7517 RESET# PIN Sequence




Figure 3: Power on and reset timing of RC

Another method is using an external reset signal. In this case, the power supply should be valid and stable for at least 9ms before the reset signal is valid. The pulse width of valid reset signal should be at least 100us. The timing is shown in Figure 4.







Figure 4: Power on and reset timing of external reset

1. The power supply will be valid when it rises to 90% of standard level.
2. The rising threshold of RSTB is 2.4V.
3. The falling threshold of RSTB is 0.4V.


## Reserve for Test





# VGA




## Note : Dammy load for CRT Always-On feature supporting.




## Optional for firmware update



## Type10



## Type6











Note:  
HPD要不要反向,要看DDI来源晶片的设计.

Display Port pull down 100K

<Variant Name>



Title		Rev
DDI to VGA		A0.1
Size	Document Number	
C	DDI to VGA Transform Crad	
Date:	Tuesday, April 14, 2015	Sheet: 42 of 45




<Variant Name>




Title <b>POWER</b>		
Size B	Document Number <b>DDI to VGA Transform Crad</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>43</b> of <b>45</b>

# USB (KB/MS Only)




# LVDS (to VGA Module only)



<Variant Name>



Title <b>USB</b>		
Size <b>A</b>	Document Number <b>DDI to VGA Transform Crad</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>44</b> of <b>45</b>



<Variant Name>



Title <b>DP &amp; SATA</b>		
Size B	Document Number <b>DDI to VGA Transform Crad</b>	Rev: <b>A0.1</b>
Date: <i>Tuesday, April 14, 2015</i>		Sheet: <b>45</b> of <b>45</b>