

Page	Index
1	Cover Sheet
2	System Settings
3	Power Tree
4	Power Sequence
5	SOC_DDR
6	SOC_DISPLAY
7	SOC_SATA_PCIE_USB
8	SOC_LPC_SPI_EMMC_SD
9	SOC_SMBUS_GPIO
10	SOC_CLK_PCU_RTC
11	SOC_POWER I
12	SOC_POWER II
13	SOC_GND
14	DDR3L SODIMM
15	Level Shift
16	HDMI
17	PTN3460 eDP to LVDS
18	LAN_INTEL i211
19	Super I/O F81801U-I
20	mini-Card/mSATA
21	USB 3.0/2.0 PORT
22	Serial Port 1/2/SATA
23	HD AUDIO ALC892
24	H/W Mon/ Debug /CMOS
25	Auto Power Button/Power in
26	BIO/GPIO
27	PMIC_TPS650941_I
28	PMIC_TPS650941_II
29	Power VR : +5VA
30	Power VR : +V3.3A.+V1.5S
31	POWER SEQUENCE LOGIC
32	Revision History

SOC GPIO Pins :

Name	Power Well	Default	GPIO Function
GPIO_0	1.8V	20K PD/I	BOARDID_BIT0
GPIO_1	1.8V	20K PD/I	BOARDID_BIT1
GPIO_2	1.8V	20K PD/I	
GPIO_3	1.8V	20K PD/I	
GPIO_4	1.8V	20K PD/I	LVDS_RB1T0
GPIO_5	1.8V	20K PD/I	LVDS_RB1T1
GPIO_6	1.8V	20K PD/I	LVDS_RB1T2
GPIO_7	1.8V	20K PD/I	LVDS_RB1T3
GPIO_8	1.8V	20K PD/I	
GPIO_9	1.8V	20K PD/I	
GPIO_10	1.8V	20K PD/I	
GPIO_11	1.8V	20K PD/I	
GPIO_12	1.8V	20K PD/I	
GPIO_13	1.8V	20K PD/I	GPIO_PME#
GPIO_14	1.8V	20K PD/I	WAKE_R#
GPIO_15	1.8V	20K PD/I	EN_USB
GPIO_16	1.8V	20K PD/I	LAN1_DISABLE#
GPIO_17	1.8V	20K PD/I	W_DISABLE0#
GPIO_18	1.8V	20K PD/I	W_DISABLE1#
GPIO_19	1.8V	20K PD/I	
GPIO_20	1.8V	20K PD/I	
GPIO_21	1.8V	20K PD/I	
GPIO_22	1.8V	20K PD/I	SATA_GPI0
GPIO_23	1.8V	20K PD/I	SATA_GPI1
GPIO_24	1.8V	20K PD/I	SATA_DEVSLP0
GPIO_25	1.8V	20K PD/I	SATA_DEVSLP1
GPIO_26	1.8V	20K PD/I/OP	SATA_LED_N
GPIO_27	1.8V	20K PD/I	
GPIO_28	1.8V	20K PD/I	
GPIO_29	1.8V	20K PD/I	
GPIO_30	1.8V	20K PD/I	
GPIO_31	1.8V	20K PD/I	
GPIO_32	1.8V	20K PD/I	
GPIO_33	1.8V	20K PD/I	PMIC_IRQ
GPIO_216	1.8V	20K PD/I/O	
GPIO_217	1.8V	20K PD/I/O	
GPIO_218	1.8V	20K PD/I/O	
GPIO_219	1.8V	20K PD/I/O/OP	

The Mapping Table For Super I/O F81801U GPIOs :

Name	PIN No.	Power	Type	Description & setting
GPIO[6]	42	+3.3V_ALW	I/OOD12t	
GPIO[12]	35	+3.3V	I/OOD12t	WDTRST#
GPIO[15]	36	+3.3V	I/OOD12,st,lv	None
GPIO[16]	37	+3.3V	I/OOD12,st,lv	
GPIO[20]	38	+3.3V	I/OOD12,st,lv	
GPIO[21]	39	+3.3V	I/OOD12t	
GPIO[22]	40	+3.3V	I/OOD12t	
GPIO[23]	41	+3.3V	I/OOD12t	
GPIO[30]	9	+3.3V	I/OOD12t	DCDB#
GPIO[31]	10	+3.3V	I/OOD12t	RIB#
GPIO[32]	11	+3.3V	I/OOD12t	CTSB#
GPIO[33]	13	+3.3V	I/OOD12t	DTRB#
GPIO[34]	14	+3.3V	I/OOD12t	RTSB#
GPIO[35]	15	+3.3V	I/OOD12t	DSRB#
GPIO[36]	16	+3.3V	I/OOD12t	TXB#
GPIO[37]	17	+3.3V	I/OOD12t	RXB#


I/OOD12st,lv : Low level bi-directional pin with schmitt trigger, can select to OD or OUT by register, with 12 mA source-sink capability.

I/OOD12t : TTL level bi-directional pin, can select to OD or OUT by register, with 12 mA source-sink capability

F75111RG GPIO Pins :

Name	Tolerance	Power Well	Default	Function
GPIO10	5V	VS3V	Native	BOARDID_BIT0
GPIO11	5V	VS3V	Native	ADM213_EN
GPIO12	5V	VS3V	Native	81438_SD
GPIO13	5V	VS3V	Native	
GPIO14	5V	VS3V	Native	BOARDID_BIT1
GPIO15	5V	VS3V	Native	
GPIO16	5V	VS3V	Native	
GPIO17	5V	VS3V	Native	
GPIO20	5V	VS3V	Native	SEL_COM2_MD0
GPIO21	5V	VS3V	Native	SEL_COM2_MD1
GPIO22	5V	VS3V	Native	COM2_SLEW
GPIO23	5V	VS3V	Native	BIO-GPIO
GPIO24	5V	VS3V	Native	DIO_P0
GPIO25	5V	VS3V	Native	DIO_P1
GPIO26	5V	VS3V	Native	DIO_P2
GPIO27	5V	VS3V	Native	DIO_P3
GPIO30	5V	VS3V	GPIO	LVDS_EN
GPIO31	5V	VS3V	GPIO	
GPIO32	5V	VS3V	GPIO	
GPIO33	5V	VS3V	GPIO	LVDS_PD#

PCB Footprints



SMBus/I2C Addresses :

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
GPIO IC	6Eh
PTN3460 Slave	C0h


PCB STACK :

Impedence 50ohm +/-15%.


- Layer 1 : Component
- Layer 2 : GND
- Layer 3 : Signal
- Layer 4 : GND
- Layer 5 : Signal
- Layer 6 : VCC
- Layer 7 : Signal
- Layer 8 : Signal
- Layer 9 : GND
- Layer 10 : Solder




Title		
System Settings		
Size B	Document Number PICOAPL1A01	Rev: A0.1
Date: Thursday, May 26, 2016		Sheet: 2 of 32



Power-Up Sequencing (G3 to S0)–Adapter





mini-pcie1

BIO

LAN

BIO


mini-pcie2


BIO

mini-pcie2

mini-pcie1

USB3.0 Ports





U25M	APL_SOC
AN53	VSSA_AN53
AN54	VSS_AN54
AN56	VSS_AN56
AN57	VSS_AN57
AN59	VSS_AN59
AN63	VSS_AN63
AN7	VSS_AN7
AN8	VSS_AN8
AP55	VSS_AN8
AP9	VSS_AP9
AR19	VSS_AR19
AR32	VSS_AR32
AR45	VSS_AR45
AT12	VSS_AT12
AT16	VSS_AT16
AT19	VSS_AT19
AT2	VSS_AT2
AT25	VSS_AT25
AT29	VSS_AT29
AT3	VSS_AT3
AT35	VSS_AT35
AT39	VSS_AT39
AT45	VSS_AT45
AT48	VSS_AT48
AT52	VSS_AT52
AT57	VSS_AT57
AT61	VSS_AT61
AT62	VSS_AT62
AT7	VSS_AT7
AU32	VSS_AU32
AV19	VSS_AV19
AV2	VSS_AV2
AV21	VSS_AV21
AV23	VSS_AV23
AV29	VSS_AV29
AV3	VSS_AV3
AV32	VSS_AV32
AV35	VSS_AV35
AV41	VSS_AV41
AV43	VSS_AV43
AV45	VSS_AV45
AV55	VSS_AV55
AV61	VSS_AV61
AV62	VSS_AV62
AV9	VSS_AV9
AW14	VSS_AW14
AW30	VSS_AW30
AW34	VSS_AW34
AW50	VSS_AW50
AY10	VSS_AY10
AY32	VSS_AY32
AY54	VSS_AY54
AY58	VSS_AY58
AY6	VSS_AY6
B2	VSS_B2
B3	VSS_B3
B62	VSS_B62
B63	VSS_B63
B9	VSS_B9
BA1	VSS_BA1
BA12	VSS_BA12
BA16	VSS_BA16
BA17	VSS_BA17
BA2	VSS_BA2
BA21	VSS_BA21
BA25	VSS_BA25

U25N	APL_SOC
R29	VSSA_R29
A12	VSS_A12
A16	VSS_A16
A20	VSS_A20
A24	VSS_A24
A28	VSS_A28
A32	VSS_A32
A36	VSS_A36
A40	VSS_A40
A44	VSS_A44
A48	VSS_A48
A5	VSS_A5
A52	VSS_A52
A56	VSS_A56
A63	VSS_A63
A9	VSS_A9
AA1	VSS_AA1
AA2	VSS_AA2
AA27	VSS_AA27
AA34	VSS_AA34
AA41	VSS_AA41
AA63	VSS_AA63
AB10	VSS_AB10
AB12	VSS_AB12
AB16	VSS_AB16
AB48	VSS_AB48
AB5	VSS_AB5
AB52	VSS_AB52
AB57	VSS_AB57
AB59	VSS_AB59
AB9	VSS_AB9
AC18	VSS_AC18
AC27	VSS_AC27
AC34	VSS_AC34
AC39	VSS_AC39
AE1	VSS_AE1
AE10	VSS_AE10
AE11	VSS_AE11
AE13	VSS_AE13
AE14	VSS_AE14
AE16	VSS_AE16
AE17	VSS_AE17
AE2	VSS_AE2
AE23	VSS_AE23
AE27	VSS_AE27
AE34	VSS_AE34
AE39	VSS_AE39
AE4	VSS_AE4
AE41	VSS_AE41
AE47	VSS_AE47
AE48	VSS_AE48
AE5	VSS_AE5
AE50	VSS_AE50
AE51	VSS_AE51
AE53	VSS_AE53
AE54	VSS_AE54
AE56	VSS_AE56
AE57	VSS_AE57
AE59	VSS_AE59
AE63	VSS_AE63
AE7	VSS_AE7
AG13	VSS_AG13
AG18	VSS_AG18
AG23	VSS_AG23
AG27	VSS_AG27

U25O	APL_SOC
AG34	VSS6_AG34
AG37	VSS6_AG37
AG39	VSS6_AG39
AG41	VSS6_AG41
AG42	VSS6_AG42
AG44	VSS6_AG44
AG46	VSS6_AG46
AH15	VSS6_AH15
AH16	VSS6_AH16
AH48	VSS6_AH48
AH5	VSS6_AH5
AH52	VSS6_AH52
AH54	VSS6_AH54
AH55	VSS6_AH55
AH57	VSS6_AH57
AH58	VSS6_AH58
AH59	VSS6_AH59
AH6	VSS6_AH6
AH7	VSS6_AH7
AJ1	VSS6_AJ1
AJ18	VSS6_AJ18
AJ2	VSS6_AJ2
AJ23	VSS6_AJ23
AJ27	VSS6_AJ27
AJ34	VSS6_AJ34
AJ36	VSS6_AJ36
AJ38	VSS6_AJ38
AJ63	VSS6_AJ63
AK10	VSS6_AK10
AK12	VSS6_AK12
AK18	VSS6_AK18
AK23	VSS6_AK23
AK27	VSS6_AK27
AK36	VSS6_AK36
AK48	VSS6_AK48
AK5	VSS6_AK5
AK52	VSS6_AK52
AK59	VSS6_AK59
AK9	VSS6_AK9
AM18	VSS6_AM18
AM22	VSS6_AM22
AM27	VSS6_AM27
AM34	VSS6_AM34
AM36	VSS6_AM36
AM39	VSS6_AM39
AM46	VSS6_AM46
AN1	VSS6_AN1
AN10	VSS6_AN10
AN11	VSS6_AN11
AN13	VSS6_AN13
AN14	VSS6_AN14
AN16	VSS6_AN16
AN17	VSS6_AN17
AN2	VSS6_AN2
AN25	VSS6_AN25
AN27	VSS6_AN27
AN28	VSS6_AN28
AN30	VSS6_AN30
AN34	VSS6_AN34
AN36	VSS6_AN36
AN37	VSS6_AN37
AN39	VSS6_AN39
AN47	VSS6_AN47
AN48	VSS6_AN48
AN5	VSS6_AN5
AN50	VSS6_AN50
AN51	VSS6_AN51

U25I	APL_SOC
BJ50	VSS_BJ50
BJ54	VSS_BJ54
BJ56	VSS_BJ56
BJ60	VSS_BJ60
BJ8	VSS_BJ8
C12	VSS_C12
C16	VSS_C16
C28	VSS_C28
C32	VSS_C32
C40	VSS_C40
C48	VSS_C48
D32	VSS_D32
D58	VSS_D58
D6	VSS_D6
E12	VSS_E12
E14	VSS_E14
E19	VSS_E19
E27	VSS_E27
E4	VSS_E4
E54	VSS_E54
F10	VSS_F10
F21	VSS_F21
F3	VSS_F3
F32	VSS_F32
F37	VSS_F37
F43	VSS_F43
F45	VSS_F45
F50	VSS_F50
F56	VSS_F56
F59	VSS_F59
F63	VSS_F63
G1	VSS_G1
G32	VSS_G32
H17	VSS_H17
H23	VSS_H23
H29	VSS_H29
H3	VSS_H3
H37	VSS_H37
H47	VSS_H47
H61	VSS_H61
H7	VSS_H7
J12	VSS_J12
J14	VSS_J14
J19	VSS_J19
J27	VSS_J27
J30	VSS_J30
J32	VSS_J32
J35	VSS_J35
J37	VSS_J37
J48	VSS_J48
J63	VSS_J63
K32	VSS_K32
K5	VSS_K5
K54	VSS_K54
K57	VSS_K57
K6	VSS_K6
L21	VSS_L21
L27	VSS_L27
L29	VSS_L29
L35	VSS_L35
L43	VSS_L43
L45	VSS_L45
L50	VSS_L50
M14	VSS_M14
M21	VSS_M21
M27	VSS_M27

U25P	APL_SOC
M3	VSS_M3
M32	VSS_M32
M50	VSS_M50
M59	VSS_M59
M9	VSS_M9
N1	VSS_N1
N32	VSS_N32
N63	VSS_N63
P13	VSS_P13
P19	VSS_P19
P35	VSS_P35
P37	VSS_P37
P41	VSS_P41
P43	VSS_P43
P45	VSS_P45
P5	VSS_P5
P55	VSS_P55
P59	VSS_P59
P9	VSS_P9
R23	VSS_R23
R32	VSS_R32
T49	VSS_T49
U1	VSS_U1
U10	VSS_U10
U11	VSS_U11
U13	VSS_U13
U14	VSS_U14
U16	VSS_U16
U17	VSS_U17
U18	VSS_U18
U2	VSS_U2
U27	VSS_U27
U34	VSS_U34
U5	VSS_U5
U50	VSS_U50
U51	VSS_U51
U53	VSS_U53
U54	VSS_U54
U56	VSS_U56
U57	VSS_U57
U59	VSS_U59
U62	VSS_U62
U63	VSS_U63
U7	VSS_U7
U8	VSS_U8
V20	VSS_V20
V27	VSS_V27
V34	VSS_V34
V42	VSS_V42
Y12	VSS_Y12
Y16	VSS_Y16
Y22	VSS_Y22
Y34	VSS_Y34
Y42	VSS_Y42
Y46	VSS_Y46
Y48	VSS_Y48
Y5	VSS_Y5
Y52	VSS_Y52
Y54	VSS_Y54
Y55	VSS_Y55
Y57	VSS_Y57
Y59	VSS_Y59
Y6	VSS_Y6
Y7	VSS_Y7





U25I	APL_SOC
L16	NCTF_L16
E16	NCTF_E16
B15	NCTF_B15
C14	NCTF_C14
E23	NCTF_E23
B13	NCTF_B13
A14	NCTF_A14
D8	NCTF_D8
C13	NCTF_C13
J16	NCTF_J16
E10	NCTF_E10
F14	NCTF_F14
E8	NCTF_E8
M16	NCTF_M16
C15	NCTF_C15
F23	NCTF_F23
C9	NCTF_C9



H16
F16
H12
A3
C2
H10
D8
M12
H10
H14
F12

U25P	APL_SOC
T51	NCTF_T51
L14	NCTF_L14
R19	NCTF_R19
E6	NCTF_E6
R17	NCTF_R17
E3	NCTF_E3
D4	NCTF_D4
A60	NCTF_A60
BJ2	NCTF_BJ2
BG1	NCTF_BG1
P27	NCTF_P27
AB49	NCTF_AB49
AM58	NCTF_AM58
AM58	NCTF_AM58

P39
R39
R37
J29
P25
R30
C63
E63
D2
AP57
M39
AC13
AB13


SODIMM#0






Title Level Shift		
Size B	Document Number PICOAPL1A01	Rev: A0.1
Date: <i>Thursday, May 26, 2016</i>		Sheet: 15 of 32


HDMI





I2C Slave Address	
DEV_CFG	Float : I2C Address = 0xC0h Low : I2C Address = 0x40h

CFG1	HIGH	Dual LVDS Bus
	LOW	Single LVDS Bus
CFG2	HIGH	JEIDA or VESA Format (18 bpp)
	LOW	VESA Format (24 bpp)
CFG3	HIGH	LVDS CLK Frequency 0.5%
	LOW	LVDS CLK Frequency 1%
CFG4	HIGH	LVDS Output Swing 400mV
	LOW	LVDS Output Swing 300mV





JP2(4-6)1
27S1001-0PS35-01G-R


LVDS BKLT Power Selection		
2-4	+12V	
4-6	+5V	Default

LVDS Power Selection		
1-3	+5V	
3-5	+3.3V	Default


JP2(3-5)1
27S1001-0PS35-01G-R







LVDS BKLT Control Selection		
1-2	VR Mode	Default
2-3	PWM Mode	





Pearsonville(i211) /Springville(i210)










mSATA or Mini-Card

Mini-Card




USB3.0 x 2




COM1/RS232

Wake on Modem



COM2/ RS232/RS422/RS485



Interface setting

	RS232	RS422	RS485
Mode 1	0	0	1
Mode 2	1	0	1



Maximum Data Rate

SLEW	RS232	RS422/RS485
1	250kbps	250kbps
0	1Mbps	10Mbps

Layout note:
DCDB & RXB as differential pair.
TXB & DTRB as differential pair.


CN11 pin assignment

Pin	RS232	RS422	RS485
1	DCD	TX-	DATA-
2	DSR		
3	RX	TX+	DATA+
4	RTS		
5	TX	RX+	
6	CTS		
7	DTR	RX-	
8	RI		




Title Serial Port 1/2/SATA		
Size B	Document Number PICOAPL1A01	Rev: A0.1
Date: Thursday, May 26, 2016		Sheet: 22 of 32


LPC Debug Connector







Voltage Monitor(Vcore, Vmem)



Temperature Monitor(CPU, SYS)



SPI BIOS





8 pin : 1651900860 (TF)IC SKT.SMD.8Pin.SOIC.LOTES.ACA-SPI-004-K0
14S6206403 (TF)IC.64 Mbit SPI Flash.SOIC-8P 208mil.SMD.Winbond.W25Q64FVSSIG





Title		
H/W Mon/ Debug /CMOS		
Size	Document Number	Rev:
B	PICOAPL1A01	A0.1
Date: Thursday, May 26, 2016		Sheet: 24 of 32


Front Panel




Auto Power Button




Power LED




System Reset



Mounting Holes / Non-PTH




BIO




I2C Address	
GPIO13	Float : I2C Address = 0x9Ch
	High : I2C Address = 0x6Eh



GPIO - F75111RG





Title BIO/GPIO		
Size Custom	Document Number PICOAPL1A01	Rev: A0.1
Date: Thursday, May 26, 2016		Sheet: 26 of 32




1.35V<EN<12V
EN voltage should be lower than 12V





HISTORY

Item	Date	Revision	Description	Page	Design By	Approve By
1	2016/3/20	A0.1	First Release.	1-31	Daniel	Chienkow



Title

Revision History

Size
B

Document Number
PICOAPL1A01

Rev:
A0.1

Date: Thursday, May 26, 2016

Sheet: 32 of 32