
HF-MPLC01





Page	Index	
1	Cover Sheet	
2	System Settings	
3	Power Tree	
4	Power Sequence	
5	SoC DDR Memory	
6	SoC Display	
7	SoC SATA,PCIE,HDA,eMMC,SD	
8	SOC CLK,PCU,RTC	
9	SOC USB,LPC,SMBUS	
10	SOC POWER I	
11	SOC POWER II	
12	SOC POWER III	
13	Level Shift	
14	DDR3L-1/2	
15	DDR3L-2/2	
16	НДМІ	
17	VGA	
18	LAN_RTL8111G-CG-1	
19	LAN_RTL8111G-CG-2	
20	LAN_RTL8111G-CG-3	
21	mini-Card/mSATA	
22	BIOS FLASH & Misc	
23	SUPERIO_FINTEK F81216	
24	USB3_HUB	
25	MCP2517FDT SPI to CAN	
26	FT600Q	
27	Cyclone 10 Bank 1~4	
28	Cyclone 10 Bank 5~8	
29	Cyclone 10 Power	
30	LAN PY	
31	IF CONNECTOR	
32	IO CONNECTOR	
33	POWER IN_+V5A, +V3.3A	
34	POWER VR_LDO	
35	POWER VR_PMIC	
36	FPGA Power	
37	POWER SEQUENCE LOGIC	
38	History	



SOC GPIO Pins:

Name	Power Well	Default	GPIO Function
GPIO S0 SC[00]	1.8V Core	GPI	
GPIO S0 SC[01]	1.8V Core	GPI	
GPIO S0 SC[07]	1.8V Core	GPI	
GPIO S0 SC[55]	1.8V Core		
GPIO S0 SC[56]	1.8V Core		
GPIO S0 SC[57]	1.8V Core		DDR ID0
GPIO_S0_SC[58]	1.8V Core		DDR_ID1
GPIO_S0_SC[59]	1.8V Core		BOARD_ID0
GPIO S0 SC[60]	1.8V Core		BOARD ID1
GPIO_S0_SC[61]	1.8V Core		BOARD_ID2
GPIO_S0_SC[92]	1.8V Core		DDR_ID2
GPIO S0 SC[93]	1.8V Core		
GPIO_S0_SC[94]	1.8V Core		
GPIO_S0_SC[95]	1.8V Core		
GPIO S5[00]	1.8V Suspend		
GPIO S5[01]	1.8V Suspend		PME#
GPIO_S5[02]	1.8V Suspend		
GPIO_S5[03]	1.8V Suspend		EN_FPGA_PM
GPIO S5[04]	1.8V Suspend		LAN1 DISABLE#
GPIO_S5[05]	1.8V Suspend		
GPIO_S5[06]	1.8V Suspend		
GPIO S5[07]	1.8V Suspend		
GPIO S5[08]	1.8V Suspend		RUN STOP
GPIO S5[09]	1.8V Suspend		FN-KEY
GPIO S5[10]	1.8V Suspend		24V DEC INT
GPIO_S5[17]	1.8V Suspend		5V_DEC_INT
GPIO_S5[22]	1.8V Suspend		USB1_PORT1_EN
GPIO_S5[23]	1.8V Suspend		FPGA_GPIO0
GPIO_S5[24]	1.8V Suspend		FPGA_GPIO1
GPIO_S5[25]	1.8V Suspend		FPGA_GPIO2
GPIO_S5[26]	1.8V Suspend		FPGA GPIO3
GPIO S5[27]	1.8V Suspend		FPGA GPIO4
GPIO_S5[28]	1.8V Suspend		SPI_CAN_INT#
GPIO S5[29]	1.8V Suspend		SPI CAN INTO#
GPIO S5[30]	1.8V Suspend		SPI CAN INT1#








Platform Rail	Voltage Tolerances	Max Icc Premium 375 mA	
V1P0A - UNCORE_V1P0_G3 - USB3_V1P0_G3	1.0 V DC: ±2% AC: ±3%		
V1P24A - USB_HSIC_V1P24_G3 (Can connect to V1P0A when USB HSIC isn't used)	1.24 V DC: ±3% AC: ±2%	35 mA	
V1P8A - PCU_V1P8_G3 - PMC_V1P8_G3 - UNCORE_V1P8_G3 - USB_V1P8_G3 - USB_V1P8_G3 - USB_ULPI_V1P8_G3	1.8 V DC: ±3% AC: ±2%	65 mA	
V3P3A - PCU_V3P3_G3 - USB_V3P3_G3	3.3 V DC: ±2% AC: ±3%	55 mA	
VIPOS - GPIO_VIPO_S3 - PCIE_SATA_VIPO_S3 - PCIE_VIPO_S3 - PCIE_VIPO_S3 - SATA_VIPO_S3 - SVID_VIPO_S3 - USB_SIDEV_VIPO_S3 - USB_VIPO_S3 - VGA_VIPO_S3	1.0 V DC: ±2% AC: ±3%	1.1 A	


Platform Rail	Voltage Tolerances	Max Icc Premium	
V1P0S - DRAM_V1P0_S3 - DDI_V1P0_S3 - UNCORE_V1P0_S3	1.0 V DC: ±2% AC: ±3%	2.5 A	
V1P05S - CORE_V1P05_S3	1.05 V DC: ±2% AC: ±3%	1.3 A	
V1P24S - MIPI_V1P24_S3 (can be grounded if MIPI CSI not used)	1.24 V DC: ±2% AC: ±3%	45 mA	
V1P35S (VSFR) - ICLK_V1P35_S3_F[2:1] - VGA_V1P35_S3_F1 - DRAM_V1P35_S3_F1 - UNCORE_V1P35_S3_F[6:1]	1.35 V DC: ±3% AC: ±2%	400 mA	
V1P5V1P8S (VAUD) - HDA_LPE_V1P5V1P8_S3	1.5 V (LV HDA) 1.8 V (LPE)	In V1P8S	
V1P8S - UNCORE_V1P8_S3 - MIPI_V1P8_S3	1.8 V DC: ±3% AC: ±2%	10 mA	
V1P8V3P3S (VSDIO,VLPC) - LPC_V1P8V3P3_S3 - SD3_V1P8V3P3_S3	1.8 V 3.3 V (V3P3A) DC: ±2% AC: ±3%	8 mA	
V3P3S - VGA_V3P3_S3	3.3 V DC: ±2% AC: ±3%	35 mA	
VCC - CORE_VCC_S3	See Table 78	11 A	
VNN - UNCORE_VNN_S3	See Table 78	14 A	
VDD - DRAM_VDD_S4	1.35 V DC: ±2% AC: ±3%	1.3 A	
VRTC - RTC_VCC	G3: 2-3 V at battery* Otherwise: V3P3A (pre diode drop)	100 uA (6 uA Avg.) (see note)	































Title Size **SOC POWER II** Document Number Rev: HF-MPLC01 A0.2 an /SLS assoc. Co. Date: Wednesday, October 16, 2019 Sheet: 12 of 39



































































Q34,R671 colay V5PMIC: 6A +V1 05S V1P05S: 1.332A L3 V5PMIC: 3.5A 3.3uH.DCR=49mohm.lrms=3.3Amp 10uF/10V-06 10uF/10V-06 VCC: 13.541A VRTC: 0.12A V3P3A: 0.1A L4 0.33uH.DCR=3.9mohm.ldc=20Amp V3P3S: 0.5A +VCC CORE V5PMIC ا چ1<u>/1</u>12 V1P2A: 0.05A V5PMICA R458 10K-04 DDR3_DRAM_PWROK V5PMIC: 1A 28'8'8' VSDIO: 0.02A 9 ~ C395 47uF/6.3VX-08 40 VRTC V1POS: 2.667A C396 47uF/6.3VX-08 6.8ull.DCR=91mohm.lrms=2.4An U35 PE642DT ₽ + ™ N TC3 | 220uF_2.5V/B BOOT_VCC HG_VCC SW_VCC LG_VCC PGND8 IS_P_VCC IS_M_VCC REMOTE_P_VCC REMOTE_M_VCC +V/1 2A VSDIO TC4) 220uF_2.5V/B C391 47uF/6 C392 47uF/6 51/D2 52/D2 53/D2 53/D2 53/D2 42 VSDIO 57 56 VDD2 55 SW_V1P0A FB_V1P0A VCORE_VSNS VCORE_GSNS R462 100-1-04 V5PMIC: 3.5A 67 BOOT_V1P0S C393 0.1uF/16VX-04 R467 0-06 68 BOOT_VIPOS 69 HG_VIPOS 70 SW_VIPOS 71 LG_VIPOS 73 IS_P_VIPOS 74 IS_M_VIPOS FB_VIPOS C401 47uF/6.3VX-08 C403 47uF/6.3VX-08 VNN: 13.207A +VCC_GFX - 월_{모모모} 0.33uH.DCR=3.9mohm.ldc=20Amp A0.2 Add R762, R763, R764 for workaround 8 G2 S2 S 18 C405 10uF/10V-06 V5PMIC: 1.5A 3.3uH.DCR=49mohm.lrms=3.3Amp C407 47uF/6.3VX-08 VDDQ: 4.35A C410 47uF/6.3VX-08 C411 47uF/6.3VX-08 C412 47uF/6.3VX-08 RSMRST# 8 DRAM_PWROK 5
RTEST_B PM_CORE_PWROK 5,8,22 +VSM TC5 | 220uF_2.5V/B | + 220uF_2.5V/B | Q18 PE642DT R472 X/24-1-06 PM_SLD_202 PM3PWRBTN# 8 R473 X/24-1-06 TP26 PM_SLP_S3_SIO# 13 PM_SLP_S4# 8,37 V1P8S1 +VCC GFX 14 V1P8S2 \$1/D2-052 SS SS SS V1P8S: 0.8A R475 100-1-04 19 V1P2S V1P2S: 0.05A VGFX_VSNS VGFX_GSNS VSFR: 0.5A VSFR R478 100-1-04 63 BOOT VDDQ
61 HG VDDQ
60 SW VDDQ
59 PGND5
66 IS P VDDQ
65 IS P VDDQ
65 IS M VDDQ
65 IS M VDDQ +V1.0S C414 0.1uF/16VX-04 R481 0-06 R484 C415 47uF/6.3VX-08 C416 47uF/6.3VX-08 R485 73.2-1-04 73.2-1-04 R486 73.2-1-04 R488 11K-1-04 C417 47pF/50V-04 +VSM VTT VDDQ_IN AGND1 8 2K-1-04 PMIC AGND ERROR T. RT1 R493 8.2K-1-04 U38.15 U38.16 U38.18 R495 +V1 8A X/330-04 V/SPMIC R496 2.7K-1-04 C420 10uF/6.3VX-04 U38.57 C418 | 10uF/6.3VX-04 C419 22uF/10VX-08 PMIC_AGND C422 .. 10uF/6.3VX-04 U38 13 U38 14 C421 10uF/6.3VX-04 C423 10uF/6.3VX-04 PMIC_AGND R497 1138.9 C424 22uF/10VX-08 100-1-04 PMIC_AGND C425 10uF/6.3VX-04 U38.54 C426 10uF/6.3VX-04 U38.37 C427 10uF/6.3VX-04 PMIC_AGND PMIC AGND Input Voltage Range 5.5V to 20V +V/1 2A U38 17 Max Current 12A C431 10uF/6.3VX-04 Thermal Design Current 7.5A 7.5A 18A Dynamic Current Over Current Level Switching Frequency DC Load-line PMIC_AGND PMIC_AGND +VSM_VTT C433 10uF/6.3VX-04 C432 10uF/6.3VX-04 A CAM® Title PMIC_AGND POWER VR_PMIC an /SUS assoc. co. Date: Wednesday, October 16, 2019





A0.2

- 1. Change CN1 CN2 CN3 CN4 Footpint.
- 2.3.3V power solution phase out change to TPS51396ARJER.
- 3. Add ESD protect IC on IF IO connector
- 4. Change RTC crystal to ESR 50Kohm.
- 5. Modify pin define of FAN connector.
- 6. Add pull up resistor on HRESET#.
- 7. Add Pull up resistor on FPGA ENET INTRP.
- 8. Add ECAT COL MII to CONFIGO of LAN PHY.
- 9. Add ECAT CRS MII to CONFIG1 of LAN PHY.
- 10. Revers $D\overline{9}$.
- 11. Change C257 to 1000pF.
- 12.Add Cap on FPGA nRST.
- 13. Modify FPGA pin out as below.

Net name	FPG
EC1 LED0	T13
EC1 LED1	T14
EC1 LED2	T15
EC2 LED0	G16
EC2_LED1	G15
EC2_LED2	F16
$ECA\overline{T}$ LED LINK	F13
ECAT_LED_ACT	B16
EC3_LED0	C16
EC3_LED1	C15
EC3_LED2	M10

- 14. Change VGA connector type to FPC.
- 15. Modify FAN control circuit.

<Variant Name>



Ŕ	Title					
~	History					
	Size A		Document Number		Rev: A0.2	
١,	Date:	Thur	sday December 05, 2019	Sheet:	38 of	30

Date: Thursday, December 05, 2019

Sheet: 38 of 39

4

