
GENE-BT06 Rev.A1.1_0_0


Intel Bay Trail-M / D / I Platform Cross Compatibility



Page	Index
1	Cover Sheet
2	System Settings
3	Power Tree
4	Power Sequence
5	SoC DDR Memory
6	SoC Display
7	SoC SATA,PCIE,HDA,eMMC,SD
8	SOC CLK,PCU,RTC
9	SOC USB,LPC,SMBUS
10	SOC POWER I
11	SOC POWER II
12	SOC GND
13	Level Shift
14	DDR3L Memory on board
15	VGA
16	HDMI / DP port
17	LVDS
18	LAN1_INTEL i211
19	LAN2_INTEL i211
20	Super I/O F81866
21	SATA
22	mini-Card I / mSATA
23	mini-Card II
24	USB HUB
25	USB 3.0/2.0 PORT
26	Power input / MISC
27	PIC12F508
28	HD AUDIO ALC892
29	Touch Panel
30	SPI BIOS / TPM /LPC /COMS
31	KB /MS /HW Monitor
32	COM1~COM4
33	POWER VR_+V12A
34	POWER VR_PMIC
35	POWER VR_LDO
36	POWER VR_+VREG5, +V3.3A
37	POWER SEQUENCE LOGIC
38	Standby Power
39	Backup
40	Revision History

Project Number : EXXXXXX

Production Line: Sub.ESB.XXXX



5 4 3 2

SOC GPIO Pins:

Name	Power Well	Default	GPIO Function
GPIO S0 SC[00]	1.8V Core	GPI	SATA GP[0]
GPIO S0 SCI011	1.8V Core	GPI	SATA GP[1]
GPIO S0 SCI071	1.8V Core	GPI	SD3 WP
GPIO S0 SC[55]	1.8V Core	U	050_111
GPIO S0 SC[56]	1.8V Core		
GPIO S0 SC[57]	1.8V Core		
GPIO S0 SC[58]	1.8V Core		
GPIO S0 SC[59]	1.8V Core		LVDS_RBIT0
GPIO S0 SC[60]	1.8V Core		LVDS RBIT1
GPIO S0 SC[61]	1.8V Core		LVDS_RBIT2
GPIO S0 SC[92]	1.8V Core		LVDS_RBIT3
GPIO S0 SC[93]	1.8V Core		LVDS_RBIT4
GPIO S0 SC[94]	1.8V Core		
GPIO_S0_SC[95]	1.8V Core		
GPIO_S5[00]	1.8V Suspend		WAKE_RI#
GPIO_S5[01]	1.8V Suspend		GPIO_PME#
GPIO_S5[02]	1.8V Suspend		
GPIO_S5[03]	1.8V Suspend		
GPIO_S5[04]	1.8V Suspend		
GPIO_S5[05]	1.8V Suspend		
GPIO_S5[06]	1.8V Suspend		
GPIO_S5[07]	1.8V Suspend		
GPIO_S5[08]	1.8V Suspend		
GPIO_S5[09]	1.8V Suspend		
GPIO_S5[10]	1.8V Suspend		
GPIO_S5[17]	1.8V Suspend		
GPIO_S5[22]	1.8V Suspend		
GPIO_S5[23]	1.8V Suspend		
GPIO_S5[24]	1.8V Suspend		
GPIO_S5[25]	1.8V Suspend		
GPIO_S5[26]	1.8V Suspend		
GPIO_S5[27]	1.8V Suspend		
GPIO_S5[28]	1.8V Suspend		
GPIO_S5[29]	1.8V Suspend		
GPIO_S5[30]	1.8V Suspend		

PCB Footprints




SMBus/I2C Addresses:

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
PTN3460 Slave	C0h
·	


PCB STACK: Impedence 500hm +/-15%. Layer 1: Component Layer 2: GND Layer 3: Signal Layer 4: GND Layer 5: Signal Layer 6: VCC Layer 7: Signal Layer 4: Signal Layer 9: GND Layer 9: GND Layer 10: Solder


F81866D GPIO Pins:


Name	Tolerance	Power Well	Default	Function	
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#	
GPIO01	5V	I_VSB3V	Native	ERP_CTRL1#	
GPIO02	5V	I_VSB3V I_VSB3V	Native	PM_SUS_WARN# PM_SUS_ACK#	
GPIO03	5V	I_VSB3V	Native	PM_SUS_ACK#	
GPIO04	5V	I_VSB3V	Native	PM SLP SUS#	
GPIO05	5V	I_VSB3V	Native	LAN1_DISABLE#	
GPIO06	5V	I_VSB3V	Native	LAN2_DISABLE#	
GPIO07	5V	I_VSB3V	Native	W_DISABLE0#	
GPIO10	5V	I_VSB3V	Native	W_DISABLE1#	
GPIO11 GPIO12	5V 5V	I_VSB3V I_VSB3V	Native Native	DIS TOUCH#	
GPIO12 GPIO13	5V	I_VSB3V	Native	DIS_TOUCH#	
GPI013	5V	I_VSB3V	Native	ATX_AT_TRAP	
GPIO15	5V	I_VSB3V	Native	WDT_RST#	
GPIO16	5V	I_VSB3V	Native	1101	
GPIO17	5V	I VSB3V	Native	SIO PECI	
GPIO20	5V	I VSB3V	Native	0.0	
GPIO21	5V	L VSB3V	Native		
GPIO22	5V	I_VSB3V	Native	EXT PWRBTN#	
GPIO23	5V	I_VSB3V	Native	PM PWRBTN#	
GPIO24	5V	I_VSB3V	Native	PM_SLP_S3#	
GPIO25	5V	I_VSB3V	Native	PSON#	
GPIO26	5V	VBAT	Native	PWOK	
GPIO27	5V	VBAT	Native	SIO_RSMRST#	
GPIO30	5V	3VCC	Native	DCD3#	
GPIO31	5V	3VCC	Native	RI3#	
GPIO32	5V	3VCC	Native	CTS3#	
GPIO33	5V	3VCC	Native	DTR3#	
GPIO34	5V	3VCC	Native	RTS3#	
GPIO35	5V	3VCC	Native	DSR3#	
GPIO36	5V	3VCC	Native	TX3#	
GPIO37	5V	3VCC	Native	RX3#	
GPIO40	5V	3VCC 3VCC	Native	DCD4#	
GPIO41	5V	3VCC	Native	RI4#	
GPIO42	5V	3VCC	Native	CTS4#	
GPIO43	5V	3VCC	Native	DTR4#	
GPIO44	5V	3VCC	Native	RTS4#	
GPIO45	5V	3VCC	Native	DSR4#	
GPIO46	5V	3VCC	Native	TX4#	
GPIO47	5V	3VCC	Native	RX4#	
GPIO50	5V	3VCC	Native	DIO_0	
GPIO51	5V	3VCC	Native	DIO_1	
GPIO52 GPIO53	5V 5V	3VCC	Native	DIO_2	
GPI053 GPI054	5V 5V	3VCC	Native Native	DIO_3 DIO_4	
GPI055	5V 5V	3VCC 3VCC	Native	DIO_4	
GPI056	5V	3VCC			
GPIO56 GPIO57	5V	3VCC	Native Native	DIO_6 DIO 7	
GPI060	5V 5V	3VCC	Native	וטוט_ו	
GPI061	5V	3VCC	Native	+	
GPIO62	5V	3VCC	Native	+	
GPI063	5V	3VCC	Native	+	
GPI064	5V	3VCC	Native		
GPIO65	5V	I VSB3V	Native	LPC PME#	
GPIO66	5V	VBAT	Native	DPWROK	
GPIO67	5V	I VSB3V	Native	PM_SLP_S5#	
GPIO70	5V	3VCC	Native	LVDS_EN	
GPIO71	5V	3VCC	Native	LVDS_CFG1	
GPIO72	5V	3VCC	Native	LVDS_CFG2	
GPIO73	5V	3VCC	Native	LVDS_PD#	
GPIO74	5V	3VCC	Native	BOARDID_BIT0	
GPIO75	5V	3VCC	Native	BOARDID_BIT1	
GPIO76	5V	3VCC	Native	BOARDID_BIT2	
GPIO77	5V	3VCC	Native	BOARDID_BIT3	
GPIO80	5V	3VCC	Native	SEL_COM2_MD0	
GPIO81	5V	3VCC	Native	SEL_COM2_MD1	
GPIO82	5V	3VCC	Native	COM2_SLEW	
GPIO83	5V	3VCC	Native	SEL_COM3_MD0	
GPIO84	5V	3VCC	Native	SEL_COM3_MD1	
GPIO85	5V	3VCC	Native	COM3_SLEW	
GPIO86 GPIO87	5V 5V	3VCC 3VCC	Native	ADM213_EN	
			Native	81438_SD	





Unit See Monday, May 11, 2015 Sheet: 2 of











































































































5 4 3 2

HISTORY

ltem	Date	Revision	Description	Page	Design By	Approve By
1	2014/X/XX	A0.1	First Release.		Daniel	

AA EAN®		sion History			
	Size	Document Number		Rev:	
	В	GENE-BT06 / EGENEBT06A1	1	A1.1	
an Assoc, CO. Date: Monday, May 11, 2015				40 of	40

5 4 3 2