


Project Name: NANOCOM-EHL
Version: A1.1_0_0















Page	Index
1	Cover Sheet
2	System Setting
3	Power Delivery
4	Sequence Block Diagram
5	TYPE10 ROWA/B
6	SoC DDI
7	SoC LDDR4
8	SoC JTAG/eSPI/SPI
9	SoC HDA/CAN/RGMII
10	SoC PCIe/SATA/USB
11	SoC PCIe_CLK/ RTC
12	SoC eMMC/CNVI
13	SoC System
14	SoC Power
15	PCH Power
16	SoC GND
17	SoC Strap
18	LPDDR4_CHA
19	LPDDR4_CHB
20	eSPI to LPC_IT8883
21	EC_IT8528
22	LVDS
23	eMMC
24	Intel LAN i226
25	BIOS/Discharge/LED
26	Power Sequence
27	PWR - V5A_Dual/+V3P3S
28	PWR_+VCCSTG/+VCCSFR_OC
29	PWR_IMVP9 Controller
30	PWR_+VCCIN
31	PWR_+VCCIN_AUX
32	PWR_+VCC5V/ +V3P3A
33	PWR_+VDDQ/VPP/+VDDQ_TX
34	PWR_+VCCIO / +V1P8A
35	Revision History


<Variant Name>

 An ASUS Company	AAEON Technology INC.		
	Title Cover Sheet		
	Size Custom	Document Number NANOCOM-EHL	Rev A1.1_0_0
	Date: Tuesday, June 14, 2022	Sheet 1	of 35

PCB STACK :

Board: FR4
Impedance 50ohm +/-10%
Thickness: 1.6mm +/-10%

	Layer 1 : TOP
	Layer 2 : GND
	Layer 3 : Signal
	Layer 4 : GND
	Layer 5 : Signal
	Layer 6 : Signal
	Layer 7 : Power
	Layer 8 : Power
	Layer 9 : Signal
	Layer 10 : Signal
	Layer 11 : GND
	Layer 12 : Signal
	Layer 13 : GND
	Layer 14 : BOT



COM Express


<Variant Name>

AAEON Technology INC.			
Title System setting			
Size B	Document Number NANOCOM-EHL	Rev A1.1_0_0	
Date: Tuesday, June 14, 2022	Sheet 2	of 35	


Power Delivery


Power Connector
+5V_SBY@2A / +VIN(12V)@20A

Example:
Enable
Solution IC
Function
Power Good



Power Sequence








SoC LPDDR4





SoC JTAG/eSPI/SPI





For GP E06:
The pull-up rail will be V1P8A or V3P3A,
depending on what I/O voltage the GPIO is configured to.




BID Memory Size select		
BID1	BID2	Memory Size
0(R215)	0(R250)	4G
0(R215)	1(R173)	8G
1(R170)	0(R250)	16G
1	1	TBD




SoC HDA/CAN/RGMII



<Variant Name>

	AAEON Technology INC.		
	Title		
	SoC HDA/CAN/RGMII		
	Size	Document Number	Rev
	Custom	NANOCOM-EHL	A1.1_0_0
Date:	Tuesday, June 14, 2022	ISheet 9 of 35	






SoC PCIe/SATA/USB




SoC PCIE_CLK/ RTC

i225
ROW A/B

[24] PCIE_1_CLK_DP
[24] PCIE_1_CLK_DN
[5] PCIE_0_CLK_DP
[5] PCIE_0_CLK_DN



SoC eMMC/CNVI



RESERVED STRAP

High - RSVD
Low - Normal Operation (Default)
Weak Internal PD 20K

M.2 CNVI MODE

High - INTEGRATED CNVI Disable (Default)
Low - INTEGRATED CNVI Enable
NO Internal PU/PD

eMMC impedance 50ohm

<Variant Name>

AAEON Technology INC.

Size

Document Number

Rev

Custom


NANOCOM-EHL

A1.1_0_0

Date: Tuesday, June 14, 2022

Sheet 12 of 35

SoC System



<Variant Name>



AAEON Technology INC.









Title	SoC System
-------	-------------------

Size	Document Number
Custom	NANOCOM-EHL


A1.1 0 0

Date:	Tuesday, June 14, 2022	Sheet	13	of	35
-------	------------------------	-------	----	----	----

SoC Power




PCH Power



15A Max




[31] VCCIN_AUX_VCCSENSE
[31] VCCIN_AUX_VSSSENSE
[31] VCCIN_AUX_VID0
[31] VCCIN_AUX_VID1

+V3P3A 0.004A
+V3.3A_EC
R300 0 R0402
R302 X/0 R0402



+VCCPRIM_FIVR_1P05_EDGE_SOC

Note:
ISOLATE INNER AND EDGE BGA FOR VCCPRIM_FIVR_1P05



<Variant Name>

AAEON Technology INC.		
Title		
PCH Power		
Size	Document Number	Rev
Custom	NANOCOM-EHL	A1.1_0_0
Date:	Tuesday, June 14, 2022	Sheet 15 of 35

SoC GND

U1P

A100	VSS_1	VSS_76	AN64
A105	VSS_2	VSS_77	AN86
A108	VSS_3	VSS_78	AP106
A17	VSS_4	VSS_79	AP113
A26	VSS_5	VSS_80	AP3
A34	VSS_6	VSS_81	AP36
A69	VSS_7	VSS_82	AR104
A83	VSS_8	VSS_83	AR64
A9	VSS_9	VSS_84	AR86
A92	VSS_10	VSS_85	AR91
AB11	VSS_11	VSS_86	BH76
AB14	VSS_12	VSS_87	AU26
AB22	VSS_13	VSS_88	AV102
AB25	VSS_14	VSS_89	AV104
AB29	VSS_15	VSS_90	AV107
AB43	VSS_16	VSS_91	AV109
AB65	VSS_17	VSS_92	AV113
AB69	VSS_18	VSS_93	AV64
AB72	VSS_19	VSS_94	AV81
AB8	VSS_20	VSS_95	AV91
AB90	VSS_21	VSS_96	AV93
AB93	VSS_22	VSS_97	AV95
AC67	VSS_23	VSS_98	AV97
AC71	VSS_24	VSS_99	AV99
AC74	VSS_25	VSS_100	AW3
AC78	VSS_26	VSS_101	AY59
AD17	VSS_27	VSS_102	AY64
AD2	VSS_28	VSS_103	AY74
AD30	VSS_29	VSS_104	B105
AD35	VSS_30	VSS_105	B13
AD43	VSS_31	VSS_106	B22
AD48	VSS_32	VSS_107	B27
AD59	VSS_33	VSS_108	B4
AE69	VSS_34	VSS_109	BL106
AE77	VSS_35	VSS_110	B96
AF37	VSS_36	VSS_111	BA104
AF43	VSS_37	VSS_112	BA15
AF50	VSS_38	VSS_113	BA26
AG59	VSS_39	VSS_114	BA91
AG72	VSS_40	VSS_115	BB1
AH102	VSS_41	VSS_116	BB106
AH104	VSS_42	VSS_117	BB113
AH91	VSS_43	VSS_118	BB32
AH93	VSS_44	VSS_119	BB46
AH95	VSS_45	VSS_120	BB52
AH97	VSS_46	VSS_121	BB59
AH99	VSS_47	VSS_122	BB61
AJ107	VSS_48	VSS_123	BB64
AJ109	VSS_49	VSS_124	BB86
AJ17	VSS_50	VSS_125	BB89
AJ28	VSS_51	VSS_126	BD32
AJ40	VSS_52	VSS_127	BD37
AJ53	VSS_53	VSS_128	BD67
AJ69	VSS_54	VSS_129	BD70
AJ72	VSS_55	VSS_130	BD76
AJ81	VSS_56	VSS_131	BD86
AJ84	VSS_57	VSS_132	BD91
AK111	VSS_58	VSS_133	BD99
AK113	VSS_59	VSS_134	BF102
AK4	VSS_60	VSS_135	BF104
AK75	VSS_61	VSS_136	BF107
AL40	VSS_62	VSS_137	BF109
AL53	VSS_63	VSS_138	BF17
AL64	VSS_64	VSS_139	BF37
AL66	VSS_65	VSS_140	BF4
AL69	VSS_66	VSS_141	BF56
AM104	VSS_67	VSS_142	BF67
AM91	VSS_68	VSS_143	BF70
AN17	VSS_69	VSS_144	BF73
AN28	VSS_70	VSS_145	BF91
AN32	VSS_71	VSS_146	BF93
AN39	VSS_72	VSS_147	BF95
AN47	VSS_73	VSS_148	BF97
AN56	VSS_74	VSS_149	BF99
AN59	VSS_75	VSS_150	BG113

U1Q

BH35	VSS_151	VSS_226	BT57
BH37	VSS_152	VSS_227	BT67
BH40	VSS_153	VSS_228	BT76
BH43	VSS_154	VSS_229	BT86
BH46	VSS_155	VSS_230	BT96
BH54	VSS_156	VSS_231	BV15
BH56	VSS_157	VSS_232	BV30
BH67	VSS_158	VSS_233	BV38
BH70	VSS_159	VSS_234	BV43
BH73	VSS_160	VSS_235	BV57
BH76	VSS_161	VSS_236	BV67
BH79	VSS_162	VSS_237	BV76
BH81	VSS_163	VSS_238	BV86
BH84	VSS_164	VSS_239	BV96
BH86	VSS_165	VSS_240	BW113
BH89	VSS_166	VSS_241	BW24
BJ12	VSS_167	VSS_242	BW27
BJ14	VSS_168	VSS_243	BY106
BJ16	VSS_169	VSS_244	BY110
BJ18	VSS_170	VSS_245	BY30
BJ2	VSS_171	VSS_246	BY38
BJ20	VSS_172	VSS_247	BY4
BJ22	VSS_173	VSS_248	BY48
BJ24	VSS_174	VSS_249	BY57
BJ27	VSS_175	VSS_250	BY67
BJ7	VSS_176	VSS_251	BY76
BJ9	VSS_177	VSS_252	BY86
BK104	VSS_178	VSS_253	BY96
BK15	VSS_179	VSS_254	C17
BK21	VSS_180	VSS_255	C26
BK41	VSS_181	VSS_256	C34
BK44	VSS_182	VSS_257	C41
BK91	VSS_183	VSS_258	C50
BL106	VSS_184	VSS_259	CA15
BL110	VSS_185	VSS_260	CB32
BL113	VSS_186	VSS_261	CB38
BL24	VSS_187	VSS_262	CB48
BL27	VSS_188	VSS_263	CB57
BM41	VSS_189	VSS_264	CB67
BN104	VSS_190	VSS_265	CB76
BN24	VSS_191	VSS_266	CB86
BN91	VSS_192	VSS_267	CB96
BP15	VSS_193	VSS_268	CD3
BP30	VSS_194	VSS_269	CD30
BP32	VSS_195	VSS_270	CD38
BP35	VSS_196	VSS_271	CD48
BP38	VSS_197	VSS_272	CD57
BP41	VSS_198	VSS_273	CD67
BP44	VSS_199	VSS_274	CD76
BP48	VSS_200	VSS_275	CD86
BP51	VSS_201	VSS_276	CD96
BP57	VSS_202	VSS_277	CE106
BP60	VSS_203	VSS_278	CE15
BP63	VSS_204	VSS_279	CF102
BP67	VSS_205	VSS_280	CF109
BP70	VSS_206	VSS_281	CF113
BP73	VSS_207	VSS_282	CF30
BP76	VSS_208	VSS_283	CF35
BP80	VSS_209	VSS_284	CF38
BP83	VSS_210	VSS_285	CF41
BP86	VSS_211	VSS_286	CF44
BR100	VSS_212	VSS_287	CF48
BR104	VSS_213	VSS_288	CF51
BR107	VSS_214	VSS_289	CF54
BR4	VSS_215	VSS_290	CF57
BR91	VSS_216	VSS_291	CF60
BR94	VSS_217	VSS_292	CF63
BR97	VSS_218	VSS_293	CF67
BT1	VSS_219	VSS_294	CF70
BT113	VSS_220	VSS_295	CF73
BT30	VSS_221	VSS_296	CF76
BT38	VSS_222	VSS_297	CF80
BT48	VSS_223	VSS_298	CF83
BT51	VSS_224	VSS_299	CF86
BT54	VSS_225	VSS_300	

U1R

CF89	VSS_301	VSS_376	D48
CF92	VSS_302	VSS_377	D51
CF96	VSS_303	VSS_378	D54
CF99	VSS_304	VSS_379	D57
CG1	VSS_305	VSS_380	D60
CG105	VSS_306	VSS_381	D62
CH107	VSS_307	VSS_382	D65
CH113	VSS_308	VSS_383	E107
CH30	VSS_309	VSS_384	E113
CH32	VSS_310	VSS_385	F104
CJ102	VSS_311	VSS_386	F65
CJ104	VSS_312	VSS_387	F68
CJ15	VSS_313	VSS_388	F72
CJ36	VSS_314	VSS_389	F98
CJ44	VSS_315	VSS_390	G108
CJ53	VSS_316	VSS_391	H113
CJ61	VSS_317	VSS_392	H80
CJ70	VSS_318	VSS_393	J6
CJ79	VSS_319	VSS_394	K101
CJ87	VSS_320	VSS_395	K50
CJ96	VSS_321	VSS_396	K53
CK1	VSS_322	VSS_397	K58
CK113	VSS_323	VSS_398	K61
CK4	VSS_324	VSS_399	K75
CK40	VSS_325	VSS_400	K87
CK49	VSS_326	VSS_401	K95
CK57	VSS_327	VSS_402	L108
CK66	VSS_328	VSS_403	L3
CK75	VSS_329	VSS_404	M104
CK83	VSS_330	VSS_405	M113
CK92	VSS_331	VSS_406	M65
CM10	VSS_332	VSS_407	M68
CM109	VSS_333	VSS_408	M72
CM113	VSS_334	VSS_409	M90
CM19	VSS_335	VSS_410	M98
CM27	VSS_336	VSS_411	N4
CN15	VSS_337	VSS_412	P11
CN23	VSS_338	VSS_413	P14
CN31	VSS_339	VSS_414	P18
CN36	VSS_340	VSS_415	P22
CN44	VSS_341	VSS_416	P25
CN53	VSS_342	VSS_417	P29
CN61	VSS_343	VSS_418	P3
CN70	VSS_344	VSS_419	P32
CN79	VSS_345	VSS_420	P36
CN87	VSS_346	VSS_421	P39
CN96	VSS_347	VSS_422	P43
CP100	VSS_348	VSS_423	P46
CP105	VSS_349	VSS_424	P65
CP111	VSS_350	VSS_425	P80
CP6	VSS_351	VSS_426	P83
CR1	VSS_352	VSS_427	R108
CT104	VSS_353	VSS_428	T113
CT107	VSS_354	VSS_429	T50
CT110	VSS_355	VSS_430	T53
CT39	VSS_356	VSS_431	T58
CT4	VSS_357	VSS_432	T61
CT48	VSS_358	VSS_433	T65
CT51	VSS_359	VSS_434	T75
CT6	VSS_360	VSS_435	V102
CT65	VSS_361	VSS_436	V104
CT74	VSS_362	VSS_437	V106
CT82	VSS_363	VSS_438	V68
CT9	VSS_364	VSS_439	V72
CT91	VSS_365	VSS_440	V90
D111	VSS_366	VSS_441	V93
D13	VSS_367	VSS_442	V95
D2	VSS_368	VSS_443	V97
D22	VSS_369	VSS_444	V99
D30	VSS_370	VSS_445	W108
D35	VSS_371	VSS_446	Y3
D37	VSS_372	VSS_447	Y87
D40	VSS_373		
D43	VSS_374		
D46	VSS_375		

<Variant Name>


AAEON Technology INC.		
Title		
SoC GND		
Size	Document Number	Rev
B	NANOCOM-EHL	A1.1_0_0
Date:	Tuesday, June 14, 2022	Sheet 16 of 35

SoC Strap

A0.4

Co-lav


0/1/4/9-13 pull high to VCCIO & GND co-lay



Follow PDG and not as same as CRB

R754.R743 from 10 K to 1K

A0.4



RESERVED STRAP

VCC OUT FET 1P05A



High - Default
Weak Internal PU 20K
This strap shuld sample high

Pin Straps (Sheet 2 of 5)

Signal	Usage	When Sampled	Comment
CFG_00	Reserved	Between PMC_P- CH_PWROK assertion & PMC_PLTRST_ N de- assertion	External pull-up is required. Recommend 10kΩ to VCCIO.
CFG_01	Reserved		This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
CFG_04	eDP Enable		0 = Enable eDP interface. External pull-down is required. Recommend 1kΩ to GND. 1 = Disable eDP interface. External pull-up is required. Recommend 10kΩ to VCCIO.
CFG_09	Reserved		External pull-up is required. Recommend 10kΩ to VCCIO.
CFG_10	Reserved		
CFG_11	Reserved		
CFG_12	Reserved		
CFG_13	Reserved		
			This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

CFG_00	Reserved	Between PMC_P- CH_PWROK assertion & PMC_PLTRST_ N de- assertion	External pull-up is required. Recommend 1kΩ to VCCIO.
CFG_01	Reserved		This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
CFG_09	Reserved		
CFG_10	Reserved		
CFG_12	Reserved		
CFG_13	Reserved		

<Variant Name>

**AAEON Technology INC.**

Title	
--------------	--

SoC Strap

Size

Document Number

Rev

NANOCOM-EHL

A1.1 0 0


Date: Tuesday, June 14, 2022

Sheet 17

of 35

LPDDR4 CHA


Memory: Micron [U45,U41]
2GB: 1468MT53D1
4GB: 1468X00012
8GB: 1468X00013




<Variant Name>


AAEON Technology INC.		
Title		
LPDDR4 CHA		
Size	Document Number	Rev
B	NANOCOM-EHL	A1.1_0_0
Date:	Tuesday, June 14, 2022	Sheet 18 of 35

LPDDR4 CHB





LVDS





I2C Slave Address	
DEV_CFG	Float : I2C Address = 0xC0h
	Low : I2C Address = 0x40h




Enable PWMI pass through mode (when this bit is set to 1, then the DEV_CFG pin (pin 12) will be used as PWMI pin and PTN3460I I2C slave address will be 0x40).
 0 - PWMI is disabled, PWMO is internally generated
 1 - PWMI is enabled and used as PWMO source

eMMC 5.1

eMMC 5.1[U69]
32GB: 146900000N
64GB: 146900000K
128GB: 146900000H



64GB [Default]






<Variant Name>




AAEON Technology INC.			
Title		eMMC	
Size	Document Number	Rev	
B	NANOCOM-EHL	A1.1_0_0	
Date:	Tuesday, June 14, 2022	Sheet	23 of 35

LAN I225


20210303, A02, Change ethernet controller from I219 (1440219LM0) to I225(144X000026)(U8).





*SMBUS DESIGN NOTE:
1. I225 SMBUS speed default is 1MHz so the pull-ups should be 499ohm.
2. When adding VoltageShifter/Buffer/Repeater on the SMBUS, the pull-up value might change to 1Kohm.
3. Change the pull-ups to 2.2Kohm when runs @400KHz or 10Kohm when runs @100KHz.
*PCIe DESIGN NOTE:
PCIe must be configured as a standard PCIe port. Do not configure to the Gbe port (like I219).




*LED DESIGN NOTE:
There is no specific industrial standard for Ethernet LEDs.
This schematic just shows the most common SPEED LED configuration:
Highest Speed = Green
2nd Highest Speed = Yellow
All other lower Speeds = OFF
No Cable/Link = OFF
All LED pins are set active low. See Datasheet for additional info.



*Crystal
Trace Length: The crystal trace lengths should be less than 1 inch.






Optional Security Strapping
1. For Development: Mount R51 to disable Flash Security.
When updating, NVN.bin file is needed.
2. For Production & Normal Operation:
Unmount R51.




EC SPI ROM P/N: 1469000007
(TF)IC.8 Mbit SPI Flash.SMD.SOIC-8P
208mil.Winbond.W25Q80DVSSIG


BIOS



LED




Discharge Circuit




<Variant Name>		AAEON Technology INC.	
Title		BIOS/Discharge/LED	
Size	Document Number	Rev	
Custom	NANOCOM-EHL	A1.1_0_0	
Date:	Tuesday, June 14, 2022	Sheet	25 of 35


ALL_SYS_PWRGD




PCH_PWROK




VCCST_PWRGD [Level Shifter]





SYS_PWROK



+V5_DUAL switch circuit




+V5_DUAL Switch





<Variant Name>


AAEON Technology INC.			
Title	PWR - V5A_Dual/+V3P3S		
Size	Document Number	Rev	
Custom	NANOCOM-EHL	A1.1_0_0	
Date:	Tuesday, June 14, 2022	Sheet	27 of 35

+VCCSFR_OC




+VCCST_CPU



	AAEON Technology INC.		
	Title PWR_+VCCSTG/+VCCSFR_OC		
	Size Custom	Document Number NANOCOM-EHL	Rev A1.1_0_0
	Date: Tuesday, June 14, 2022		
	Sheet 28 of 35		


Elkhart Lake IMVP9



ICCMAX=28A
TDC=14.5A
LOADLINE=3.5m ohm


AAEON Technology INC.	
Title	PWR_IMVP9 Controller
Size	Document Number
Custom	NANOCOM-EHL
Date	Tuesday, June 14, 2022
Sheet	29 of 35
Rev	A1.1_0_0

+V3P3A



+VCCIN_AUX

VID1	VID0	VCCIO
0	0	0V
0	1	1.1V
1	0	1.65V
1	1	1.8V



max=15A



+VCCIN_AUX

ICCMAX=15A
TDC=3.3A
LOADLINE=7m ohm
DCR=0.8mohm
OCP=130%~170%
OTP=100 degree

+V1P8A



+V1P8A




Design Note:
Vds=-30V
Rds(on):6.4mohm
Vgs(th)=-1.6V(Typ)
Id=-12A
Pd=2W@25D


Design Note:
VF:470mV
Io:10A

<Variant Name>

+V5A




+V3P3A




<Variant Name>

AAEON An ASUS Company		AAEON Technology INC.	
Title		PWR +VCC5V/ +V3P3A	
Size	Document Number	Rev	
Custom	NANOCOM-EHL		A1.1_0_0
Date:	Tuesday, June 14, 2022	Sheet	32 of 35


+VDDQ



VPP(1.8V)




+VDDQ_TX




S3 / S5 Truth Table

State	S3	S5	VDDQ	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Low	Hi	On	On	Off(Hi-Z)
S4/S5	Low	Low	Off(Discharge)	Off(Discharge)	Off(Discharge)

+VCCIO



1.8V



<Variant Name>

AAEON Technology INC.			
Title			
PWR_+VCCIO / +V1P8A			
Size	Document Number	Rev	
Custom	NANOCOM-EHL	A1.1_0_0	
Date:	Tuesday, June 14, 2022	Sheet	34 of 35

Revision History

<Variant Name>					
AAEON Technology INC.					
Title Revision History					
Size	Document Number				Rev
Custom	NANOCOM-EHL				A1.1.0
Version: AAEON_A1.1.0_2019					
Docment	MS	CD	PC	MO	