


**Project Name: EPIC-ADS7** 

Project Number: Version: A0.2\_0\_0

# **Block diagram**



| Page | Index                    |
|------|--------------------------|
| 1    | Cover Sheet              |
| 2    | SYSTEM SETTING           |
| 3    | Power Sequence           |
| 4    | Power Delivery tree      |
| 5    | PROCESSOR 1_DMI/PEG      |
| 6    | PROCESSOR 2_DDI/EDP      |
| 7    | PROCESSOR 3_DDR5         |
| 8    | PROCESSOR 4_CLK/CFG/RSVD |
| 9    | PROCESSOR 5_POWER1       |
| 10   | PROCESSOR 6_POWER2       |
| 11   | PROCESSOR 7-VSS          |
| 12   | DDR5_SODIMMA             |
| 13   | DDR5_SODIMMB             |
| 14   | PCH1_CLK                 |
| 15   | PCH2_DMI                 |
| 16   | PCH3_PCIE/SATA           |
| 17   | PCH4_USB3.2/USB2         |
| 18   | PCH5_I2C/SMLINK/UART/SMB |
| 19   | PCH6_CNVi/GSPI/SNDW/HDA  |
| 20   | PCH7_SPI/JTAG/MISC/ESPI  |
| 21   | PCH8_POWER               |
| 22   | PCH9_VSS                 |
| 23   | LAN1_INTEL i219          |
| 24   | LAN2_I225LM              |
| 25   | SPI_TPM                  |
| 26   | PCIe X 4 FPC             |
| 27   | DDIC/D to DP1/2          |
| 28   | HDMI2.0                  |
| 29   | eDP to LVDS/eDP          |
| 30   | M.2(Key M)               |
| 31   | M.2(Key E)               |
| 32   | M.2(Key B)               |
| 33   | SUPERIO_FINTEK 81966     |
| 34   | BIOS/ LPC/ HW Monitor    |
| 35   | COM1~COM4                |
| 36   | USB3.2/ USB2.0           |
| 37   | TYPE C                   |
| 38   | SATA/DIO/FAN             |
| 39   | Audio                    |
| 40   | PCIE X8                  |
| 41   | PWR_IMVP9.1              |
| 42   | PWR_+VCCCORE_Phase1/2    |
| 43   | PWR_+VCCCORE_Phase3/4/5  |
| 44   | PWR_+VCCGT               |
| 45   | PWR_+VCCIN_AUX           |
| 46   | PWR_+VREG5,+V3.3A        |
| 47   | PWR_+VDDQ                |
| 48   | PWR +V0P82A              |

| 49 | PWR_+V1P8A_PROC/+V1P8A_PCH |
|----|----------------------------|
| 50 | PWR+V1P05A_PROC/+V1P05A    |
| 51 | STANDBY POWER+RSMRST       |
| 52 | BOOT SEQUENCE              |
| 53 | PWR_+V12S/ +V5S/ +V3P3S    |
| 54 | POWER INPUT,MISC           |
| 55 | Revision History           |

<Variant Name>




|       | AAEON Technology INC.      |       |   |     |         |  |  |  |
|-------|----------------------------|-------|---|-----|---------|--|--|--|
| Title |                            |       |   |     |         |  |  |  |
|       | Cover Sheet                |       |   |     |         |  |  |  |
| Size  | Document Number            |       |   | Rev |         |  |  |  |
| Cu    | Custom EPIC-ADS7           |       |   | A   | 0.2_0_0 |  |  |  |
| Date: | Thursday, January 20, 2022 | Sheet | 1 | of  | 57      |  |  |  |
|       |                            | 1     |   |     |         |  |  |  |


#### **PCH** Group GPIO Name Power Rail Default GPIO Fun. GPP G1 PLTRST 1225# ESPI\_IO\_0 +V3P3A PU DNX FORCE RELOAD G GPP G2 ESPI\_IO\_ GPP G5 SLP DRAM# GPP\_A3 GPP\_A4 ESPI\_IO\_2 GPP\_H0 PU GPP H 0 SRCCLKREQB 18 PU 20K +V1P8A PU ESPI\_IO\_3 GPP\_H1 PU GPP\_H1 ESPI\_CSO# +V3P3A PCIE CB CLKREQ8# PD 10K GPP H2 ESPI\_CLK GPP\_A5 PCIE\_BMC\_CLKREQ9# GPP H3 PD 10K ESPI\_RESET# PU SML2CLK VRALERT# PU\_10K GPP H10 PU 1K GPP\_B5 PU SX\_EXIT\_HOLDOFF# PU\_10K GPP H11 PU SML2DATA PU 1K GPP\_B13 GPP\_B14 PLTRST# GPP\_H12 PD SML2ALERT PU\_150K +V3P3A PD SPKR GPP\_H13 PU SML3CLK PU\_1K PU PMCALERT# PU SML1ALERT PU\_10K PU\_150K GPP\_B18 SML3DATA PU\_1K GPP\_H14 PU H SML1ALERTE PU SML3ALERT# PU\_100K GPP H15 SMB CLK +V3P3A PU SML4CLK PU\_1K GPP H16 PU 1K GPP\_C1 GPP\_C2 SMB DATA GPP H17 PII SML4DATA PU 1K PU\_4.7K SMBALERT# PU\_150K GPP\_H18 PD SML4ALERT# GPP C3 I2C2\_SDA PU 1K GPP H19 PU ISH 12C0 SDA PU\_1K GPP\_C4 I2C2\_SCL PU\_1K GPP H20 PU SMI# GPP\_C5 SML0ALERT# +V3P3A PU GPP H21 PU ISH 12C0 SCL PU 1K GPP\_C6 I2C3\_SDA PU\_47K PU SCI# GPP H22 GPP\_C7 I2C3\_SCL PU\_47K PU\_1K PU\_1K PU\_1K PU\_10K GPP\_C16 GPP\_C17 I2CO\_SDA I2CO\_SCL GPP H23 +V3P3S PU EC KBRST# GPP\_C18 I2C1 SDA I2C1\_SCL PD PCIE CB CLKREQ0# GPP DO PD 10K EXT\_PWR\_GATE= DDIB\_HPD PU\_100K GPP D1 PD PCIE\_CLKREQ1# PD 10K +V3P3S PU GPP D2 PD PCIE CLKREO2# PD 10K GPP I4 GPP I5 GPP II1 DDIC HPD GPP D4 PU SML1\_CLK PU\_1K 1 GPP\_D5 PD CNV RF RESET# PD\_100K USB2 OCS PU\_10K USB2\_OC6# PU SML0\_CLK GPP\_D9 PU\_2.2K +V3P3A +V3P3A SML0\_DATA GPP\_D10 PU 2.2K GPP D11 PD PCIE LAN1 CLKREQ# PD\_10K PD PCIE\_LAN2\_CLKREQ# GPP D12 PD 10K CPU\_C10\_GATE= SPP\_J2 +VIPSA GPP\_J2 GPP\_J4 PD PCIE CLKREO6# PD 10K GPP D13 +V1P8A GPP J4 PU 4.7k GPP J 8 SRCCLKREQB 16 PU 20K GPP H 0 SRCCLKREQB 18 PU 20K GPP D14 PD PCIE\_CLKREQ7# PD 10K PP JS +V1P8S +V1P8S GPP D15 PU SML1 DATA PU\_1K PCH\_CORE\_VID\_1\_VE PP\_K9 GPP\_E0 SATAGP0 PU\_10K K +V3P3A PU PU\_10K PP\_K1 +V3P3S SATAGP1 GPP\_E1 PU\_10K GPP E8 SATALED# PU\_10K SNDW\_DATA1 PP\_SI SNDW\_DATAL SNDW\_CLK2 SNDW\_DATA2 SNDW3\_DMICL\_CLK SNDW3\_DMICL\_DATA SNDW4\_DMICO\_CLK SNDW4\_DMICO\_DATA GPP E9 USB2 OC0# PP\_S2 GPP\_S3 GPP\_S5 S GPP E10 USB2 OC1# +V3P3A PU +V3P3A PU 1K GPP E11 USB2 OC2# GPP E12 USB2 OC3# PP S6 GPP\_F15 +V3P3S H\_SKTOCC\_N HDA\_SDO\_R PP\_R 3PP\_F17 TPM\_PIRQ# GPP\_R9 GPP\_R12 GPP\_R13 CB\_EDP\_HPD DDIC\_CTRL\_CLK DDIC\_CTRL\_DATA PD\_100K GPP\_F19 EDP\_VDD\_EN R GPP F20 EDP BKLT EN +V3P3A PP\_R14 PP\_R15 PP\_R18 DDID CTRL CLK DDID CTRL DATA DDIB CTRL CLK +V3P3A PU GPP F21 EDP BKLT CTRI GPP F22 USBC PSON OVERRIDE# PU 10K DDIB CTRL DATA GPP F23 CODEC INT# PII 10K

#### **OTHER CONFIGURE**









<Variant Name>

**MEON** 

An /SUS Compa

AAEON Technology INC.

SYSTEM SETTING


A0.2\_0\_0


of 57

**EPIC-ADS7** 

v 20 2022

#### POWER SEQUENCE\_1 00 +5VSB 1 O ATX O AT +<u>VR</u>EG 3 2 **4 3** TPS53219ARGTR EN PGOOD 21 NMOS +V3P3A (5) (4) VIN VOUT 99 RSMRST PWRGD# OR Gate <u>(11)</u> (11) RESET IC V5ALW\_RESET# **(12)** (12) SLP\_SUS# (Pin AR11) +V1P8A 6 5 **89 3 100** +V1P05A PCH PG **SY8859QWC** 14 13 PWRGD\_CB PWRBTN# (Pin AK8) T +V0P82A 7 6 SIO 81966 POWER ON 18 17 RT8248AGQW SLP S3# (Pin AP4) Power Button 19 23 (22 O SYS PWR +V1P05A 8 7 SYS\_PWROK (Pin AV54) VIN VO YB1282PSP8 PWROK: ~400 mS as 3VCC arrives at 2.8V. 20 19 I\_ALL\_SYS\_PWRGD **Alder Lake-S** PGOOD +V1P05A PCH PG V3P3S PG VDDQ PG VCCIN AUX PGOOD O SLP S3 RSMRST\_PWRGD# **CPU & PCH** CPU\_PLTRST# PLTRST# 24 23 +V1<u>P8</u>S **201 203** N-MOS I ALL SYS PWRGD VCCST\_PWRGD (CPU Pin B6) Level Shifter +V3P3S NCP45520IMNTWG 0\_SLP\_S3 PGOOD 16 15 15 (14) SY8859QWC VOUT +VCCCORE 21 21 SLP\_S4# (Pin AM11) VOUT1 RT8248AGQW 17 (16) DDR VTT CTRL VOUT2 DDR\_VTT\_CTL (CPU Pin AG52) +VCCIN\_AUX 8b 8a +V1P05A PCH PG 200 20 VOUT3 PCH PWROK 21 VCCIN\_AUX\_PGOOD I ALL SYS PWRGD PGOOD AAEON Technology INC. POWER SEQUENCE\_1 A0.2\_0\_0








#### PROCESSOR 2\_DDI/EDP CPU1D DDID\_TXP\_3 C35 DDID\_TXN\_3 A36 EDP TX3 DP DDID TX3 DP [27] [27] [27] [27] [27] [27] [27] DDID\_TX3\_DP DDID\_TX3\_DN DDID\_TX2\_DP DDID\_TX2\_DN DDID\_TX1\_DP DDID\_TX1\_DN DDID\_TX0\_DP DDID\_TX0\_DN EDP\_TX3\_DP EDP\_TX2\_DP EDP\_TX2\_DN EDP\_TX1\_DP EDP\_TX1\_DN DDID\_TXP\_2 B36 DDID TXN 2 eDP/LVDS DP DDID\_TXP\_1 DDID\_TXN\_1 DDID\_TXP\_0 EDP\_TX0\_DN DDID TXN 0 B39 DDID\_AUX\_DP C39 DDID\_AUX\_DN EDP\_AUX\_DP EDP\_AUX\_DN DDID\_AUX\_C\_DP DDID\_AUX\_C\_DN DDIA\_AUXP DDIA\_AUXN DDID\_AUXP DDID\_AUXN DDIB TX3 DP DDIB\_TX3\_DN DDIB\_TX2\_DP DDIB\_TX2\_DN DDIB\_TX1\_DP DDIB\_TX1\_DP DDIB\_TX0\_DN DDIB\_TX0\_DN DDIE\_TXP\_3 DDIE\_TXN\_3 DDIE\_TXP\_2 DDIE\_TXN\_2 DDIE\_TXP\_1 DDIE\_TXN\_1 DDIE\_TXP\_0 H32 932 933 H33 335 H35 H34 934 DDIB\_TXP\_3 DDIB\_TXN\_3 DDIB\_TXP\_2 B31 C31 A32 B32 C31 DDIB\_TXP\_2 A32 DDIB\_TXN\_2 B32 DDIB\_TXP\_1 B33 DDIB\_TXP\_0 DDIB\_TXP\_0 DDIB\_TXP\_0 **HDMI** DDIB\_TXN\_0 DDIE\_TXN\_0 DDIB\_AUXP DDIE\_AUXP DDIE\_AUXN DDIB\_AUXN E36 D36 DDIC\_TXP\_3 DDIC\_TXN\_3 DDIC\_TXP\_2 E39 DDIC\_TXN\_1 E39 DDIC\_TXP\_1 E39 DDIC\_TXN\_1 DDIC\_TXN\_1 DDIC\_TXN\_1 DDIC\_TXN\_1 RSVD\_24 RSVD\_25 DDIC\_TX3\_DN DDIC\_TX2\_DP K17 DISP\_UTIL\_CPU DP DDIC\_TX2\_DN DDIC\_TX1\_DP DDIC\_TX1\_DN DISP\_UTILS\_1 DISP\_UTILS\_2 DDIC\_TXP\_0 D38 HDACPU\_SCLK\_R HDACPU\_SDO\_R HDACPU\_SDI\_R [2 DDIC\_TXN\_0 PROC\_AUDCLK PROC\_AUDIN DDIC\_AUXP PROC\_AUDOUT DDIC\_AUX\_DP DDIC\_AUX\_C\_DN DDIC AUXN 1651-ZIF-LGA1700-PE1700711NK01H Design Note: Place close to PCH **RESERVED** +VCC\_CFG\_PU\_OUT +VCC\_CFG\_PU\_OUT +V3P3S **DDI Ports Availability** R572 10K **Processor Line** X/10K C420 0.1uF DDI A eDP\*/DP\*/HDMI\* R0201 10V R0201 C0201 NC A GND VCC DDI B DISP\_UTIL\_CPU DP\*/HDMI\* DISP\_BKLTCTL [29] DDI C DP\*/HDMI\* X/74AUP1G07GW DDI D DP\*/HDMI\* +V1P05A PROC +VCC\_CFG\_PU\_OUT DDI E DP\*/HDMI\* X/0ohm, 5% R0402 <Variant Name> AAEON Technology INC. DISP UTILS 1/ Digital Display Interface Utility Pin. DSI\_DE\_TE\_1 PROCESSOR 2\_DDI/EDP MIPI DSI Tearing effect signal A0.2\_0\_0 An /SUS Compan **EPIC-ADS7** Thursday, January 20, 2022

#### **PROCESSOR 3 DDR4** AND CPUIA AND CPUIA AND DR90 DO7 7/DDR1 D05 7/DDR1 D03 7 AND DR90 DO7 6/DDR1 D05 6/DDR1 D03 6 AND DR90 DO7 6/DDR1 D05 6/DDR1 D03 6 AND DR90 DO7 6/DDR1 D05 6/DDR1 D03 4 AND DR90 DO7 6/DDR1 D05 6/DDR1 D03 4 AND DR90 DO7 6/DDR1 D05 6/DDR1 D05 7/DR1 D07 6/DR1 D07 [13] DDR5\_C1\_1\_DQ3\_[7:0] [12] DDR5\_C0\_1\_DQ3\_[7:0] < DDR1\_CLKP3/DDR3\_CLKP1 DDR1\_CLKN3/DDR3\_CLKN1 DDR1\_CLKP2/DDR3\_CLKP0 DDR1\_CLKN2/DDR3\_CLKN0 DDR0\_CLKP3/DDR1\_CLKP0 BC DDR0\_CLKN3/DDR1\_CLKN0 BDR0\_CLKP2/DDR1\_CLKP1 DDR0\_CLKN2/DDR1\_CLKN1 DDR0\_CLKP1/DDR0\_CLKP1 DDR1\_CLKP1/DDR2\_CLKP1 DDR1\_CLKN1/DDR2\_CLKN1 | DDR. DQ7\_3/DDR1\_DQ5\_3/DDR1\_DQ3\_3 | DDR0\_DQ7\_2/DDR1\_DQ5\_2/DDR1\_DQ3\_2 | DDR0\_DQ7\_1/DDR1\_DQ5\_1/DDR1\_DQ3\_1 | DDR0\_DQ7\_1/DDR1\_DQ5\_1/DDR1\_DQ3\_1 | DDR0\_DQ7\_1/DDR1\_DQ5\_1/DDR1\_DQ3\_1 | DDR0\_DQ6\_5/DDR1\_DQ4\_5/DDR1\_DQ2\_7 | DDR0\_DQ6\_5/DDR1\_DQ4\_5/DDR1\_DQ2\_5 DDR1\_CLKP0/DDR2\_CLKP0 DDR1\_CLKN0/DDR2\_CLKN0 DDR5 C1 1 DQ2 [7:0] < (mzi) [12] [12] DDR5\_C0\_1\_DQ2\_[7:0] < DDR5\_C1\_0\_CS1\_N [13] DDR5\_C0\_0\_CS1\_N [12] DDR5\_C1\_0\_CS0\_N [13] DDR5\_C0\_0\_CS0\_N [12] DDR1\_CS3/DDR3\_CS0 AW22 DDR1\_CS2/DDR3\_CA5 AU22 DDR1\_CS1/DDR3\_CA6 AV22 DDR1\_CS0/DDR3\_CA6 AV24 DDR5\_C1\_1\_CS0\_N DDR5\_C1\_1\_CA5 DDR5\_C1\_1\_CA6 DDR5\_C1\_1\_CA6 AWY DORG DOG 2008T D04 2008T D02 2 AWY D0R0 D06 2008T D04 2008T D02 2 BAY D0R0 D06 1008T D04 1008T D02 1 BAY D0R0 D06 1008T D04 1008T D02 1 BAY D0R0 D06 0008T D04 0008T D02 1 BAY D0R0 D06 0008T D01 6008T D01 6 BAY D0R0 D06 6008T D01 6008T D01 6 BAY D0R0 D05 5008T D01 5008T D01 5 BAY D0R0 D05 5008T D01 5008T D01 5 BAY D0R0 D05 5008T D01 2008T D01 6 BAY D0R0 D05 1008T D01 2008T D01 6 BAY D0R0 D05 1008T D01 1008T D01 1008T D01 6 BAY D0R0 D05 1008T D01 1008T D01 1008T D01 6 BAY D0R0 D05 1008T D01 1008T DDR0\_CS3/IDDR1\_CS0 DDR0\_CS3/IDDR1\_CA5 BB18 DDR0\_CS1/IDDR1\_CA6 DDR0\_CS1/IDDR1\_CA6 DDR0\_CS0/IDDR1\_CA6 DDRS C0.1 CS0.N [12]3] DDRS\_C1\_1\_DQ1\_[7:0] DDRS\_C0.1 CA5 [12] DDRS\_C0.1 CA0 [12] DDRS\_C0.1\_CA6 [12] [12] DDR5\_C0\_1\_DQ1\_[7:0] < DDR0\_ODT3/NC DDR0\_ODT2/DDR1\_CA1 DDR0\_ODT1/DDR1\_CS1 DDR0\_ODT0/DDR1\_CA3 DDR0\_ODT0/DDR1\_CA3 DDR5\_C1\_1\_CA1 DDR5\_C1\_1\_CS1\_N DDR5\_C1\_1\_CA3 DDR5\_C0\_1\_CA1 [12] DDR5\_C0\_1\_CS1\_N [12] DDR5\_C0\_1\_CA3 [12] [13] DDR5\_C1\_1\_DQ0\_[7:0] DDR0\_BA1/DDR1\_CA11 BA20 DRRD D04. 70DR1 D00, 70DR1 D00, 7 DDRD D04. 50DR1 D00, 65DR1 D00, 65D DDRD D04. 50DR1 D00, 65DR1 D00, 65 DDRD D04. 50DR1 D00, 55DR1 D00, 5 DDRD D04. 50DR1 D00, 55DR1 D00, 5 DDRD D04. 50DR1 D00, 50DR1 D00, 5 DDRD D04. 50DRR D05. 50DRRD D03. 5 DDRD D03. 50DRRD D05. 50DRRD D03. 5 DDRD D03. 50DRRD D05. 50DRRD D03. 5 DDRD D03. 50DRRD D05. 50DRRD D03. 5 DDR0\_BA0/DDR1\_CA9 DDR1\_MA16/DDR3\_CA8 AW28 DDR1\_MA15/DDR3\_CA4 DDR1\_MA14/DDR3\_CA7 DDR1\_MA13/DDR3\_CA2 DDR1\_MA13/DDR3\_CA2 DDR1\_MA13/DDR3\_CA2 DDR1\_MA13/DDR3\_CA2 DDR1\_MA13/DDR3\_CA2 DOBS\_CO\_0\_CA1 [12] DOBS\_CO\_0\_CA1 [12] DOBS\_CO\_1\_CA8 [12] [13] DORS\_CO\_0\_DOS\_[P0] DOBS\_CO\_1\_CA7 [12] DOBS\_CO\_1\_CA7 [12] DOBS\_CO\_0\_CA8 [12] DDR0\_MA16/DDR1\_CA8 DDR0\_MA15/DDR1\_CA4 DDR0\_MA14/DDR1\_CA7 DDR0\_MA13/DDR1\_CA2 DDR0\_MA12/DDR0\_CA3 DDR0\_MA12/DDR0\_CA3 DDR0\_MA12/DDR0\_CA3 DDR5 C1 1 DQ0 [12] DDR5\_C0\_0\_DQ3\_[7:0] < | DRRI, DOS, 6/DRR, DOS, 6/DRR, DOS, 6/DRR, DOS, 6/DRR, DOS, 6/DRR, DOS, 6/DRR, DOS, 5/DRR, DOS, 5/DRR DBR | MA150DR2 CAS AU29 | DDR1 | MA110DR2 CAS AU29 | DDR1 | MA110DR3 CAS AU29 | DDR1 | MA10DDR3 CAS AU30 | DDR1 | MA50DR2 DDRO\_MA12/DDRO\_CAS DDRO\_MA11/DDRO\_CAS DDRO\_MA11/DDRO\_CAS DDRO\_MA10/DDR1\_CA10 DDRO\_MA9/DDRO\_CA4 DDRO\_MA9/DDRO\_CA4 DDRO\_MA9/DDRO\_CA5 DDRO\_MA9/DDRO\_CA6 DDRO\_MA9/DDRO\_CA6 DDRO\_MA9/DDRO\_CA6 DDRO\_MA9/DDRO\_CA10 DDRO\_MA9/DDRO\_CA10 DDRO\_MA9/DDRO\_CA110 DDRO\_MA9/DDRO\_CA110 DDRO\_MA9/DDRO\_CA110 DDRO\_MA9/DDRO\_CA1110 DDRO\_MA9/DDRO\_CA1110 DDRO\_MA9/DDRO\_CA1110 DDRO\_MA9/DDRO\_CA1110 [12] DDR5 C0 0 DQ2 [7:0] < DRT | DQ2 30DRR | DG6 30DR2 | DG2 3 | DRT | MARION | DG7 | MARION | DG7 DDR0 MA0/DDR1 CA12 [12] DDR5\_C0\_0\_DQ1\_[7:0] < DDR5\_C1\_0\_CA0 [13] | DRRD 0.01 / DDRRD 0.01 / YDDRRD 0.01 / YDDRRD 0.01 / DDRRD 0.01 [12] [12] [12]3] DDR5\_C1\_0\_DQ0\_[7:0] [12] DDR5 C0 0 DQ0 [7:0] < | DIRR DOS 6DDRIR, DOS 6DDRIR, DOS 6DRIR DOSNEDDRI, DOSNIFIDER, DO | DRT| DOS\_DDRR\_DOS\_250DR2\_DOS\_DDRT\_DOSP40DR1\_DOSP40DR3\_DOSP | DRT| DOS\_DDRR\_DOS\_250DR2\_DOS\_DDRT\_DOSP40DR1\_DOSP40DR3 DDR1\_DQ8\_6/DDR1\_DQ8\_6/NC DDR1\_DQ8\_5/DDR1\_DQ8\_5/NC DDR1\_DQ8\_4/DDR1\_DQ8\_4/NC DDR0\_DQ8\_6/DDR0\_DQ8\_6/NC DDR0\_DQ8\_5/DDR0\_DQ8\_5/NC DDR0\_DQSN0/DDR0\_DQSN0/DDR0\_DQSN0 | DBH, D08 4DDR1, D08 4DDR2, D04 3DDR1, DQSP8DDR1, DQSP8DDR2, DQSP AV18 NC/NC/DDR3\_DQ4\_3 BA13 BA12 BC12 BC12 BC12 BB12 NC/NC/DDR1\_DQ4\_2 NC/NC/DDR1\_DQ4\_1 NC/NC/DDR1\_DQ4\_0 NC/DDR3\_CLKP3 NC/DDR3\_CLKN3 NC/DDR3\_CLKP2 NC/DDR3\_CLKN2 NC/DDR3\_CLKN2 NC/DDR2\_CLKP3 NC/DDR3\_CS2 NC/DDR2\_CS2 NC/DDR1\_CS3 NC/DDR2\_CLKr3 NC/DDR2\_CLKN3 NC/DDR2\_CLKN2 NC/DDR2\_CLKN2 NC/DDR1\_CLKN2 NC/DDR1\_CLKN3 NC/DDR1\_CLKP2 NC/DDR1\_CLKP2 NC/DDR0\_CLKP3 NC/DDR0\_CLKN3 1651-ZIF-LGA1700-PE1700711NK01H AAEON Technology INC. **PROCESSOR 3 DDR5** EPIC-ADS7 A0.2 0 0


## PROCESSOR 4\_CLK/CFG/RSVD










| A  | PROCESSOR 7-VSS   |   |      |     |  |    |
|--|---|---|------|-----|--|----|
| AAEON Technology INC.  Title PROCESSOR 7_VSS  Size   Document Number   Rev   EPIC-ADS7   A0.2 0 0  | A110 VSS 1 VSS 452 D13 A112 VSS 2 VSS 453 D14 A113 VSS 3 VSS 454 D115 A114 VSS 3 VSS 455 D16 A115 VSS 6 VSS 456 D16 A116 VSS 6 VSS 456 D17 A116 VSS 7 VSS 457 D18 A117 VSS 7 VSS 458 D19 A118 VSS 9 VSS 459 D19 A119 VSS 9 VSS 459 D19 A119 VSS 10 VSS 461 D20 A217 VSS 11 VSS 461 D20 A22 VSS 11 VSS 461 D20 A23 VSS 11 VSS 463 D22 A24 VSS 11 VSS 463 D22 A25 VSS 14 VSS 468 D22 A26 VSS 16 VSS 466 D25 A27 VSS 17 VSS 468 D22 A28 VSS 18 VSS 459 D22 A29 VSS 18 VSS 459 D22 A29 VSS 18 VSS 459 D22 A29 VSS 10 VSS 461 D20 A29 VSS 10 VSS 100 A20 A29 VSS 10 VSS 100 A20 A29 VSS 10 VSS 100 A20 A20 VSS 20 VSS 361 D20 A20 VSS 20 VSS 261 | AT10 VSS 287 VSS 372 B84 AT11 VSS 289 VSS 373 B84 AT12 VSS 289 VSS 374 B841 AT13 VSS 299 VSS 375 B843 AT14 VSS 299 VSS 376 B843 AT16 VSS 291 VSS 376 B843 AT17 VSS 291 VSS 376 B843 AT17 VSS 293 VSS 377 B846 AT17 VSS 293 VSS 378 B846 AT18 VSS 295 VSS 380 B852 AT19 VSS 295 VSS 380 B852 AT19 VSS 295 VSS 380 B852 AT21 VSS 295 VSS 380 B852 AT22 VSS 298 VSS 383 AT22 VSS 298 VSS 383 AT22 VSS 298 VSS 384 AT22 VSS 298 VSS 384 AT22 VSS 298 VSS 388 AT22 VSS 300 VSS 385 AT22 VSS 300 VSS 385 AT28 VSS 301 VSS 386 AT28 VSS 301 VSS 389 AT29 VSS 301 VSS 389 AT39 VSS 311 VSS 389 AT39 VSS 318 VSS 418 AT31 VSS 320 VSS 418 AT34 VSS 320 VSS 418 AT35 VSS 348 VSS 418 AT34 VSS 320 VSS 418 AT34 VSS | AP48 | AA9 | AA4  | D  |
| THIS THIS COMPANY  AN /ISUS CO | A   |   |      |     | <variant name=""></variant>                                | А  |
| Size Document Number Rev  An /Sis Company EPIC-ADS7 A0.2 0 0   |   |   |      |     | AAEON Technology INC.                                      | 7  |
|  |   |   |      |     | Size Document Number Rev  An /Sus Company EPIC-ADS7 A0.2 0 | _0 |




## DDR5 SODIMM 2













# PCH4\_USB3.2/USB2




- A maximum of four USB 3.2 Gen 2x2 Ports can be enabled
- USB 3.2 Gen 2x2 = 20 GT\s










### PCH8\_POWER





AAEON Technology INC.


**PCH8 POWER** 


A0.2\_0\_0


**EPIC-ADS7** 


















### **DDIB to HDMI1**









AAEON Technology INC.
Title
HDMI
Size Document Number
EPIC-ADS7
Date: Thursder, January 20, 2022 | Steet 20 of 57





**M.2(Key M)** SUS\_CLK\_M SUS\_CLK\_M [20] C696 10pF +V3P3A CN32 M.2 KEY-M +V3P3A R388 **MAX Support 14.25W** X/10K GND\_75 GND\_73 GND\_71 +3.3V\_74 +3.3V\_72 +3.3V\_70 SSCLK R0402 71 69 69 PEDET\_OC-PCIE/GND-SATA N/C\_67 SUS CLK M R389 C699 C700 C701 X/10K 0.1uF\_16V/C0402 0.1uF\_16V/C0402 10uF\_6.3V/C0603 1% R0402 KEY-M 57 55 53 51 58 X 56 X 54 X GND\_57 REFCLKP REFCLKN NC\_58 NC\_56 PEWAKE# or N/C PCIE\_2\_CLK\_DP\_M2M [14] CLKOUT\_PCIE\_P2 [14] CLKOUT\_PCIE\_N2 PCIE\_WAKE# [20,31,32,40,54] R874 PCIE\_CLKREQ2# [14] BUF\_PLT\_RST# [20,23,24,25,26,28,29,31,32,33,34,40] GND\_51 PETP0/SATA-A+ CLKREQ# or N/C PERST# or N/C 0.22uE 10V/C0402 PCIE4 0 TXP ( 49 0.22uF 10V/C0402 47 PETNO/SATA-A-45 PETNO/SATA-A-GND 45 PERPO/SATA-B-PERNO/SATA-B-N/C\_48 N/C\_46 N/C\_44 N/C\_42 N/C\_40 PCIE\_X4\_TXN0 46 44 +V3P3A GF SMDAT X/10K/R0402 X/0/R0402 NIC 40 38 DEVSLP 36 XIVC 36 34 XIVC 30 28 XIVC 30 28 XIVC 26 24 XIVC 22 XIVC 20 18 XIVC 20 XIVC 20 18 XIVC 20 XIVC 20 18 XIVC 20 XI PCIE\_X4\_TXP1 DEVSLP6 [18,32] PFTP1 DEVSLP PCIE\_X4\_TXN1 PETN1 +V3P3A GND\_33 PERP1 PCIE\_X4\_RXP1 PCIE\_X4\_RXN1 29 PERP1 27 PERN1 25 GND\_2 GND 27 0.22uF\_10V/C0402 PCIE4\_2\_TXP\_C 25 PETP2 23 PETN2 21 GND\_21 19 PERP2 PCIF X4 TXP2 +V3P3A C756 0.22uF\_10V/C0402\_PCIE4\_2\_TXN\_C C695 GND\_21 PERP2 C698 C702 10uF\_10V/C0603 0.1uF\_16V/C0402 0.1uF\_16V/C0402 PCIE X4 RXN2 PERN2 R876 0.22uF 10V/C0402 PCIE4\_3\_TXP\_C 0.22uF 10V/C0402 PCIE4\_3\_TXN\_C GND 15 +3.3V\_16 +3.3V\_14 X/10K/R0402 PCIE\_X4\_TXP3 PCIE\_X4\_TXN3 PETP3 PETN3 +3.3V 12 **5A** X/0/R0402 GND\_9 DAS/DSS#(I/O)/LED1#(I)(0/3.3V) SATA\_LED# [18,32,54] PCIF X4 RXP3 DERES N/C\_8 6 N/C\_6 4 CARD\_PWR\_OFF\_N +V3P3A 5 PERN3 1 GND\_3 GND\_1 +3.3V\_4 +3.3V\_2 +V3P3A PAD1 PAD2 C694 도일 D27 AZ5123-01H.R7G 10uF\_10V/C0603 75P 2E0BC21-S85BM-7H R877 0.1uF 16V/C0402 0.1uF 16V/C0402 £ 5 9/2 X/10K/R0402 ¥¥ CARD\_PWR\_ON/OFF +V1P8A Q24B EM6K7GT2R MH1/SCREW)1 SMB\_DATA\_S2 [18,28,34] CARD have pull high 1.8S (TF)Screw.M3.0\*0.5\*4.00mm.IMS.Black.Nylok <Variant Name> AAEON Technology INC.


SMB\_CLK\_S2 [18,28,34] I 50M30-65D4BM, CARD have pull M.2(Key M) high 1.8S O24A EM6K7GT2R В An /SUS Company A0.2\_0\_0 **EPIC-ADS7** Thursday, January 20, 2022 57



























| AAEON Technology INC. | Tride | Audio/Amp | Sca | Document Number | EPIC-ADS7 | Dele: Thursdey, January 20, 2022 | Sheet 39 of 57 |





## PWR IMVP9.1@Total 220A











## **PWR +VREG5** +VREG5\_L +V6.2REG +VIN R78 100K 5% R0402 R71 X/100K 1% R0402 Vin = 12 V Vout = 5 V [33,36] +VREG5\_L\_PG +VREG5\_L\_PG 3.3V lout = 20AC31 10uF 25V C0603 C35 10uF 25V C0603 C366 10uF 25V C0603 C33 10uF\_25V/C0805 25V OCP = 30A 10uF 25V C0603 10uF 25V C0603 10uF\_25V/C0805 25V PGOOD<6.5V Fsw = 400 Khz 0.1uF 25V C0603 5% R0603 R44 Vin=12/Vo=5V/Io=20A +VIN 20A TF)Dual N-Channel.Vds=30V.Vgs=±20V/±12V.ld=17/32A.Rds(Q2)=2mohm.Power Clip 56.SMD.Farichild.FDPC5018SG +VREG5 L2 (TF)COIL.SMD.1uH\_DCR=2.3mohm.ldc=25A.20%.11.5x10x4mm.ZenithTek.ZPWM-1040FA-1R0M 2.3mohm,ZPWM-1040FA-1R0M, SR HSG SW\_0 R87 180K 5% R0402 SCOILA-11P5X10X4M 0.001 1% +VREG5 L +VREG5\_L\_PH SW\_1 LSG SW 2 R1206 +VREG5\_L +VREG5\_L\_EN R596 2 EN 1.8V<EN<6.5V R532 C397 10uF 10V C0603 C437 470pF 50V C419 0.1uF 25V C0402 10uF 10V C0603 TC2 TC1 0ohm 5% VDRV +VREG5 L VFB 3 220uF 6.3V 220uF 6.3V TS-MOSFET5X6-5 +V6.2REG VREG R88 68K 1% R0402 C436 X/1000pl 50V C0402 C50 2200pF 50V C0402 TC-3P5X2P8X1P9M-1 TC-3P5X2P8X1P9M-1 R81 10.2K Design Note: PAD C406 1uF 16V Rds(on)=2mohm ESR: 12.5mohm/25mohm(1PCS) R598 619K 1% R0402 TPS53219ARGTR 1% Ripple Current:1.84A QFN16F-3x3x1 R0603 GND\_+VREG5\_VR GND\_+VREG5\_VR C0603 Vin=12/Vo=5V/Io=20A +VREG5\_L GND\_+VREG5\_VR C0402 GND\_+VREG5\_VR GND\_+VREG5\_VR Vo=0.6\*(1+Rup/Rdown)=5.01V R588 X/100K P17 Thermal Pad.Use 5 vias to connect to GND plane. +VIN 1% R0402 Close to PIN7 4.5V<VDD<25V **Auto Skip Mode**

R0603


GND\_+VREG5\_VR


R574 C61 X/10K 4.7uF 5% 25V R0402 C0805


R581 100K 1% R0402


GND\_+VREG5\_VR


ss=1.4ms























## HISTORY

HW

| Date     | Revision | Page        | Modification list                         | Reason     |
|----------|----------|-------------|---|------------|
| 20220112 | A0.2     | 43          | Vcore change to 5 phase.                  | VCORE      |
|          | A0.2     | 07/12/13/47 | Change DDR4 to DDR5.                      | DDR5       |
|          | A0.2     | 29          | Change LVDS CONN.                         | LVDS       |
|          | A0.2     | 33/38       | Change DIO CONN.From SIO.                 | DIO        |
|          | A0.2     | 38          | Add CN34 For SATA power.                  | SATA power |
|          | A0.2     | 54          | Add CN33 for TIME_SYNC.                   | TIME_SYNC  |
|          | A0.2     | 37          | TYPEC add PD.                             | TYPEC      |
|          | A0.2     | 49          | Remove R386,Stuff R396 for +V1P8A_EN.     | +V1P8A     |
|          | A0.2     | 20          | Remove R727,Stuff R732 for DSW_PWROK.     | DSW_PWROK  |
|          | A0.2     | 25          | Stuff R670 with 10k_0402 for TPM          | TPM        |
|          | A0.2     | 34          | Remove R2177, Stuff R2178 for espi/LPC.   | espi/LPC   |
|          | A0.2     | 34          | Remove R74,Stuff R61 for Debug card.      | Debug card |
|          | A0.2     | 41/52       | Change R240 to 4.7k 0402 and C653 to 1uF. | PCH_PWROK  |
|          | A0.2     | 52          | Add U114 for Vcore_EN delay.              | VCORE      |
|          | A0.2     | 27          | Add schematic for DP++                    | DP++       |

| AAEON Technology INC. | Title | Revision History | Size | Document Number | Custom | EPIC-ADS7 | A0.2\_0\_0 | Date: | Thursday, January 20, 2022 | Sheet | 55 | of | 57