


# BOXER-6842M BLOCK DIAGRAM



- 01) Cover Sheet
- 02) GPIO Setting
- 03) DC Power Black Diagram
- 04) Power Swquence
- 05) PROCESSOR 1-DMI/PEG
- 06) PROCESSOR 2-DDR4
- 07) PROCESSOR 3-DDI/EDP
- 08) PROCESSOR 4-CLK/CFG/RSVD
- 09) PROCESSOR 5-PWR1
- 10) PROCESSOR 6-PWR2
- 11) PROCESSOR 7-VSS
- 12) DDR4 SO-DIMM-A0
- 13) DDR4 SO-DIMM-A1
- 14) DDR4 SO-DIMM-B0
- 15) DDR4 SO-DIMM-B1
- 16) PCH 1-SPI/SMLINK/UART/I2C
- 17) PCH 2-CLK
- 18) PCH 3-DMI/USB2.0/PCIE/USB3
- 19) PCH 4-DDI/USB3/LPC/eSPI
- 20) PCH 5-PCIE/SATA/FAN
- 21) PCH 6-HDA/SMB/MISC/I2S/RTC
- 22) PCH 7-PWR
- 23) PCH 8-VSS
- 24) PCIe \* 16 SLOT
- 25) VGA
- 26) HDMI
- 27) LAN I211AT-1
- 28) LAN I211AT-2
- 29) LAN WGI219LM
- 30) Backup
- 31) FAN
- 32) M.2 (M-Key)
- 33) GPIO F75111RG
- 34) F81966D-I
- 35) SPI ROM / LED
- 36) SATA/ DIO/ TPM
- 37) COM1 - COM4
- 38) COM5 - COM6
- 39) Mini Card
- 40) Backup
- 41) USB 3.0
- 42) AUDIO ALC892-CG
- 43) Boot Sequence
- 44) DC Input
- 45) POWER +V5A
- 46) POWER +V3.3A
- 47) POWER SW\_5V\_3V\_VCCSTG
- 48) POWER VCCIO
- 49) POWER +VDDQ MEM/VPP
- 50) POWER +V1.0A +V1P8A
- 51) POWER +VCCSA
- 52) POWER +VCC CORE & +VCC\_GT
- 53) VCORE OUTPUT STAGE
- 54) VCCGT OUTPUT STAGE
- 55) History



Title		
Cover Sheet		
Size B	Document Number PBA-CFL02	Rev: A0.1
Date: Monday, September 23, 2019	Sheet: 1 of 55	

Super I/O F81966D GPIO Pins :

PIN NO.	PIN Name	Multi-Func	Power Well	GPIO Function
52	GPIO00	ERP_CTRL0#	SB3V	mSATA_PcIe_SEL
53	GPIO01	ERP_CTRL1#	SB3V	USB_EN
54	GPIO02	SUS_WARN#	SB3V	SUS_WARN#
55	GPIO03	SUSACK#	SB3V	SUSACK#
56	GPIO04	SLP_SUS#	SB3V	SLP_SUS#
57	GPIO05	SOUT5	SB3V	STXD5X
58	GPIO06	SIN5	SB3V	SRXD5X
59	GPIO07	RTS5#	SB3V	SRTS5X
65	GPIO10	LED_VSB	SB3V	NC
66	GPIO11	LED_VCC	SB3V	NC
67	GPIO12	IRTX/SCL	SB3V	SML1_CLK
68	GPIO13	IRRX/SDA	SB3V	SML1_DATA
69	GPIO14	ATX_AT_TRAP	SB3V	ATX_AT_TRAP
70	GPIO15	WDRST#	SB3V	WDRST#
71	GPIO16	BEEP/SDA	SB3V	SIO_SPK
72	GPIO17	PECI	SB3V	H_PECI
76	GPIO20	ALBERT#/SCL3	SB3V	NC
77	GPIO21	ATXPG_IN	SB3V	ATXPG_IN
78	GPIO22	PWSIN#	SB3V	PANSWH#
79	GPIO23	PWSOUT#	SB3V	PM_PWRBTN#
80	GPIO24	S3#	SB3V	SLP_S3#
81	GPIO25	PS_ON#	SB3V	PS_ON#
82	GPIO26	PWOK	VBAT	PWROK
83	GPIO27	RSMRST#	VBAT	RSMRST#

PIN NO.	PIN Name	Multi-Func	Power Well	GPIO Function
36	GPIO30	DCD3	3VCC	SDCD3X
37	GPIO31	RI3	3VCC	SRI3X
38	GPIO32	CTS3	3VCC	SCTS3X
39	GPIO33	DTR3	3VCC	SDTR3X
40	GPIO34	RTS3	3VCC	SRTS3X
41	GPIO35	DSR3	3VCC	SDSR3X
42	GPIO36	SOUT3	3VCC	STXD3X
43	GPIO37	SIN3	3VCC	SRXD3X
44	GPIO40	DCD4	3VCC	SDCD4X
45	GPIO41	RI4	3VCC	SRI4X
46	GPIO42	CTS4	3VCC	SCTS4X
47	GPIO43	DTR4	3VCC	SDTR4X
48	GPIO44	RTS4	3VCC	SRTS4X
49	GPIO45	DSR4	3VCC	SDSR4X
50	GPIO46	SOUT4	3VCC	STXD4X
51	GPIO47	SIN4	3VCC	SRXD4X
9	GPIO50	RTS6	3VCC	SRTS6X
10	GPIO51	SIN6	3VCC	SRXD6X
11	GPIO52	SOUT6	3VCC	STXD6X
12	GPIO53	DCD6	3VCC	SDCD6X
13	GPIO54	RI6	3VCC	SRI6X
14	GPIO55	CTS6	3VCC	SCTS6X
15	GPIO56	DTR6	3VCC	SDTR6X
16	GPIO57	DSR6	3VCC	SDSR6X



PIN NO.	PIN Name	Multi-Func	Power Well	GPIO Function
17	GPIO60	DCD5	3VCC	SDCD5X
18	GPIO61	RI5	3VCC	SRI5X
19	GPIO62	CTS5	3VCC	SCTS5X
20	GPIO63	DTR5	3VCC	SDTR5X
21	GPIO64	DSR5	3VCC	SDSR5X
74	GPIO65	PME#	SB3V	LPC_PME#
86	GPIO66	DPWROK	VBAT	DPWROK
87	GPIO67	S5#	VBAT	SLP_S4#
103	GPIO70	PE	3VCC	DIO_0
104	GPIO71	BUSY	3VCC	DIO_1
105	GPIO72	ACK	3VCC	DIO_2
106	GPIO73	SLIN	3VCC	DIO_3
107	GPIO74	INIT	3VCC	DIO_4
108	GPIO75	ERR	3VCC	DIO_5
109	GPIO76	AFD	3VCC	DIO_6
110	GPIO77	STB	3VCC	DIO_7
111	GPIO80	PD0	3VCC	NC
112	GPIO81	PD1	3VCC	NC
113	GPIO82	PD2	3VCC	NC
114	GPIO83	PD3	3VCC	NC
115	GPIO84	PD4	3VCC	NC
116	GPIO85	PD5	3VCC	NC
117	GPIO86	PD6	3VCC	WLAN_DIS2#
118	GPIO87	PD7	3VCC	WLAN_DIS3#

PCH GPIO Pins :

Group	Name	Power Well	Default	GPIO Function
Group A	GPP_A0	Primary Core 3.3V		KBRST
	GPP_A1			LPC_AD0
	GPP_A2			LPC_AD1
	GPP_A3			LPC_AD2
	GPP_A4			LPC_AD3
	GPP_A5			LPC_FRAME#
	GPP_A6			NT_SEBRO
	GPP_A7			PB0AM
	GPP_A8			PM_CLKRUN#
	GPP_A9			PM_CLK_LPCD
	GPP_A10			CLK LPC1 R
	GPP_A11			LPC_PME#
	GPP_A12			
	GPP_A13			SUS_WARN#
	GPP_A14			PM SUS_STAT#
	GPP_A15			SUSACK#
	GPP_A16			
Group B	GPP_B0	Primary Core 3.3V		H_A20GATE
	GPP_B1			
	GPP_B2			
	GPP_B3			
	GPP_B4			
	GPP_B5			
	GPP_B6			
	GPP_B7			
	GPP_B8			CLK PCIE LAN1 REQ#
	GPP_B9			
Group C	GPP_C0	Primary Core 3.3V		
	GPP_C1			PLT_RST#
	GPP_C2			HDA_SPCR
	GPP_C3			PCIE_EOS STRAP
	GPP_C4			SML1_ALERT#
	GPP_C5			SMB_CLK
	GPP_C6			SMB_DATA
	GPP_C7			SMB0_CLK
	GPP_C8			SMB0_DATA
	GPP_C9			SMB0_ALERT#
	GPP_C10			SML1_CLK
	GPP_C11			SML1_DATA
	GPP_C12			
Group D	GPP_C13			DCO_SDA
	GPP_C14			DCO_SCL



Group	Name	Power Well	Default	GPIO Function
Group D	GPP_D0-8	Deep Sleep Power 3.3V		
	GPP_D9			
	GPP_D10			
	GPP_D11			
	GPP_D12			
	GPP_D13-16			
	GPP_D17-523			
	GPP_D52			SATA0P0-SATA0P2
	GPP_E4			
	GPP_E5			
Group E	GPP_E6-7	Primary Core 3.3V		
	GPP_E8			SATA_LED#
	GPP_E9			USB_O# 3
	GPP_E10			USB_O# 1
	GPP_E11			USB_O# 2
	GPP_E12			USB_O# 3
	GPP_F9			SATA0P3
	GPP_F16			USB_O# 4
	GPP_F16			USB_O# 5
	GPP_F17			USB_O# 6
Group F	GPP_F18	Primary Core 3.3V		USB_O# 7
	GPP_F19			
	GPP_F20			
	GPP_F21			
	GPP_F22-23			
	GPP_G0-2			
	GPP_H3			CLK PCIE MINI REQ#1
	GPP_H4			CLK PCIE MINI REQ#2
	GPP_H5-H23			
	GPP_I0			DPB_HPD
Group G	GPP_I1	Primary Core 3.3V		DPB_HPD
	GPP_I2			DPB_HPD
	GPP_I3			DPB_HPD
	GPP_I4			EDP_HPD
	GPP_I5			DPB_CHRLCK
	GPP_I6			DPB_CHRLDATA
	GPP_I7			DPB_CHRLCK
	GPP_I8			DPB_CHRLDATA
	GPP_I9			DPB_CHRLCK
	GPP_I10			DPB_CHRLDATA
Group H	GPP_I11	Primary Core 3.3V		H_SKTODC_N
	GPP_I12			
	GPP_I13			
	GPP_I14			

Group	Name	Power Well	Default	GPIO Function
Group J	GPP_J0	Primary Core 1.8V		
	GPP_J1			GPU_VCCIO_PWR_GATEB
	GPP_J2			
	GPP_J3			
	GPP_J4			GPP_J4
	GPP_J5			
	GPP_J6			
	GPP_J7			
	GPP_J8			GPP_J9
	GPP_J10			
Group K	GPP_K0-K23	Primary Core 3.3V		
	GPP_K0			PM_BATLOW#
	GPP_K1			AC_PRESENT
	GPP_K2			LAN_WAKE#
	GPP_K3			PM_PWRBTN#
	GPP_K4			SLP_S3#
	GPP_K5			SLP_S4#
	GPP_K6			PCIE_SLP_A_N
	GPP_K7			GPP_D_USB_WAKEOUT
	GPP_K8			SUS_CLK
GPD	GPP_K9	Primary Core 3.3V		SLP_S5#
	GPP_K10			PM_LANPHY_ENABLE
	GPP_K11			
	GPP_K12			







## SPI ROM




## LPC CONN for Debug



## POWER LED





## SATA LED





Title <b>SPI_ROM / LED</b>		
Size Custom	Document Number <b>PBA-CFL02</b>	Rev: <b>A0.1</b>
Date: <i>Monday, September 23, 2019</i>	Sheet: <b>35</b> of <b>55</b>	



## SATA (SATA3.0)





## SATA (SATA3.0)




## SATA (SATA3.0)




## SATA (SATA3.0)



## DIO



## TPM



Title		
SATA/ DIO/ TPM		
Size	Document Number	Rev.
Custom	PBA-CFL02	A0.1
Date: Monday, September 23, 2019		Sheet: 36 of 55