


# **GENE-BT05** Rev.A1.2\_0\_0

## **Sub Compact Board**

Intel Bay Trail-D / Bay Trail-M / Bay Trail-I Platform Cross Compatibility




----Bit 4,3,2,1,0----Advanced Version: 00000 Standard Version: 00001

Project Number: E130607

Production Line: Sub.ESB.AASM

Index
COVER SHEET
SYSTEM SETTINGS
POWER DELIVERY
POWER SEQUENCE
SOC_DDR
SOC_CRT_DDI
SOC_SATA_PCIE_HDA_MMC_SD
SOC_CLK_PCU_RTC
SOC_USB_LPC_SMBUS
SOC_POWER I
SOC_POWER II
SOC_GND
DDR3_SODIMM
CRT
НДМІ
PTN3460 eDP to LVDS
LAN1_INTEL i211
LAN2_INTEL i211
SATA,CFAST
MINI CARD I /mSATA
MINI CARD II
USB HUB
USB 3.0/2.0 PORT
SD
TOUCH PANEL
SUPERIO_FINTEK 81866
SPI BIOS,TPM,LPC,CMOS
KB,MS,LPT,HWMONITOR
COM1~COM4
GPIO F75111
HD AUDIO ALC892&888S&897
POWER VR_+VSM
POWER VR_+V1.0A_+V1.8A
POWER VR_LDO
POWER VR_IMVP7
POWER VR_+VREG5, +V3.3A
POWER VR_+V1.05S
STANDBY POWER
SYSTEM POWER
POWER SEQUENCE LOGIC
POWER INPUT,MISC
PIC12F508
HISTORY



#### **SOC GPIO Pins:**

Name	Power Well	Default	GPIO Function
GPIO_S0_SC[00]	1.8V Core	20k,L	SATA_GP[0]
GPIO_S0_SC[01]	1.8V Core	20k,L	SATA_GP[1]
GPIO S0 SC[07]	1.8V Core	20k,H	SD3_WP
GPIO S0 SC[55]	1.8V Core	20k,L	
GPIO_S0_SC[56]	1.8V Core		-
GPIO_S0_SC[57]	1.8V Core	20k,H	
GPIO_S0_SC[58]	1.8V Core	20k,L	
GPIO_S0_SC[59]	1.8V Core	20k,L	LVDS_RBIT0
GPIO_S0_SC[60]	1.8V Core	20k,L	LVDS_RBIT1
GPIO_S0_SC[61]	1.8V Core	20k,H	LVDS_RBIT2
GPIO_S0_SC[92]	1.8V Core	20k,H	LVDS_RBIT3
GPIO_S0_SC[93]	1.8V Core	20k,H	LVDS_RBIT4
GPIO_S0_SC[94]	1.8V Core	20k,L	TOUCH_INT_1P8
GPIO_S0_SC[95]	1.8V Core	20k,L	TOUCH RST# 1P8
GPIO_S5[00]	1.8V Suspend	20k,H	WAKE RI#
GPIO_S5[01]	1.8V Suspend	20k,H	GPIO_PME#
GPIO_S5[02]	1.8V Suspend	20k,H	
GPIO_S5[03]	1.8V Suspend	20k,H	
GPIO_S5[04]	1.8V Suspend	20k,L	
GPIO_S5[05]	1.8V Suspend	20k,L	
GPIO_S5[06]	1.8V Suspend	20k,L	
GPIO_S5[07]	1.8V Suspend	20k,L	
GPIO_S5[08]	1.8V Suspend	20k,L	
GPIO_S5[09]	1.8V Suspend	20k,L	
GPIO_S5[10]	1.8V Suspend	20k,H	
GPIO_S5[17]	1.8V Suspend	20k,H	
GPIO_S5[22]	1.8V Suspend	20k,L	V3.3A_TCHC_EN
GPIO_S5[23]	1.8V Suspend	20k,L	
GPIO_S5[24]	1.8V Suspend	20k,L	
GPIO_S5[25]	1.8V Suspend	20k,L	
GPIO_S5[26]	1.8V Suspend	20k,L	
GPIO_S5[27]	1.8V Suspend	20k,H	
GPIO_S5[28]	1.8V Suspend	20k,H	
GPIO_S5[29]	1.8V Suspend	20k,H	
GPIO S5[30]	1.8V Suspend	20k,H	

### SMBus/I2C Addresses:

Device	Address
SODIMMA	A0h
LCD Backlight Contoller	5Ch
CMOS Backup EEPROM	AEh
GPIO IC	6Eh
PTN3460 Slave	C0h

### **PCB Footprints**





### PCB STACK:

Impedence 55ohm +/-15%.


Layer 1 : Component
Layer 2 : GND
Layer 3 : Signal
Layer 4 : Signal
Layer 5 : POWER
Layer 6 : Signal
Layer 7 : GND
Layer 8 : Solder


#### F81866D GPIO Pins:


Name	Tolerance	e Power Well Default Func		ance Power Well Default Function		
GPIO00	5V	I_VSB3V	Native	ERP_CTRL0#		
GPIO01	5V	I_VSB3V	Native	ERP_CTRL1#		
GPIO02	5V	I_VSB3V	Native	PM_SUS_WARN		
GPIO03	5V	I_VSB3V	Native	PM SUS ACK#		
GPIO04	5V	I_VSB3V	Native	PM_SLP_SUS#		
GPIO05	5V	I_VSB3V	Native	LAN1_DISABLE		
GPIO06	5V 5V	I_VSB3V	Native	LAN2 DISABLE		
GPIO07 GPIO10	5V 5V	I_VSB3V I_VSB3V	Native Native	W_DISABLE0# W_DISABLE1#		
GPIO10	5V	I VSB3V	Native	EN USB		
GPIO12	5V	I VSB3V	Native	DIS TOUCH#		
GPIO13	5V	I_VSB3V	Native	DIO_TOOOTI#		
GPIO14	5V	I VSB3V	Native	ATX AT TRAP		
GPIO15	5V	I VSB3V	Native	WDT RST#		
GPIO16	5V	I VSB3V	Native			
GPIO17	5V	I VSB3V	Native	SIO_PECI		
GPIO20	5V	I VSB3V	Native			
GPIO21	5V	I_VSB3V	Native			
GPIO22	5V	I_VSB3V	Native	EXT_PWRBTN#		
GPIO23	5V	I_VSB3V	Native	PM_PWRBTN#		
GPIO24	5V	I_VSB3V	Native	PM_SLP_S3#		
GPIO25	5V	I_VSB3V	Native	PSON#		
GPIO26	5V	VBAT	Native	PWOK		
GPIO27	5V	VBAT	Native	SIO_RSMRST#		
GPIO30	5V	3VCC	Native	DCD3#		
GPIO31	5V	3VCC 3VCC	Native	RI3# CTS3#		
GPIO32 GPIO33	5V 5V	3VCC	Native	DTR3#		
GPIO33	5V	3VCC	Native Native	RTS3#		
GPI035	5V	3VCC	Native	DSR3#		
GPIO36	5V	3VCC	Native	TX3#		
GPIO37	5V	3VCC	Native	RX3#		
GPIO40	5V	3VCC	Native	DCD4#		
GPIO41	5V	3VCC	Native	RI4#		
GPIO42	5V	3VCC	Native	CTS4#		
GPIO43	5V	3VCC	Native	DTR4#		
GPIO44	5V	3VCC	Native	RTS4#		
GPIO45	5V	3VCC	Native	DSR4#		
GPIO46	5V	3VCC	Native	TX4#		
GPIO47	5V	3VCC	Native	RX4#		
GPIO50 GPIO51	5V 5V	3VCC 3VCC	Native	DIO_0 DIO_1		
GPIO51 GPIO52	5V 5V	3VCC 3VCC	Native	DIO_1		
GPI052 GPI053	5V	3VCC	Native Native	DIO_2		
GPI053	5V	3VCC	Native	DIO 4		
GPI055	5V	3VCC	Native	DIO 5		
GPIO56	5V	3VCC	Native	DIO 6		
GPIO57	5V	3VCC	Native	DIO 7		
GPIO60	5V	3VCC	Native			
GPIO61	5V	3000	Native			
GPIO62	5V	3VCC	Native			
GPIO63	5V	3VCC	Native			
GPIO64	5V	3VCC	Native			
GPIO65	5V	I_VSB3V	Native	LPC PME# DPWROK		
GPIO66	5V	VBAT	Native	DPWROK		
GPIO67	5V	I_VSB3V	Native	PM_SLP_S5#		
GPIO70	5V	3VCC	Native	PE		
GPIO71	5V	3VCC	Native	BUSY		
GPIO72	5V	3VCC 3VCC	Native	ACK# SLIN#		
GPIO73 GPIO74	5V 5V		Native			
GPI074 GPI075	5V 5V	3VCC 3VCC	Native Native	PINIT# ERR#		
GPIO75 GPIO76	5V 5V	3VCC 3VCC	Native	AFD#		
GPIO77	5V	3VCC	Native	STB#		
GPIO77	5V	3VCC	Native	PD0		
GPIO81	5V	3VCC	Native	PD1		
GPIO82	5V	3VCC	Native	PD2		
GPI083	5V	3VCC	Native	PD3		
GPI084	5V	3VCC	Native	PD4		
GPIO85	5V	3VCC	Native	PD5		
GPIO86	5V	3VCC	Native	PD6		
GPIO87	5V	3VCC	Native	PD7		


#### F75111RG GPIO Pins:


	Function	Default	Power Well	Tolerance	Name
0	BOARDID_BIT0	Native	VSB3V	5V	GPIO10
$\neg$	ADM213_EN	Native	VSB3V	5V	GPIO11
00	SEL COM2 MD0	Native	VSB3V	5V	GPIO12
		Native	VSB3V	5V	GPIO13
1	BOARDID_BIT1	Native	VSB3V	5V	GPIO14
2	BOARDID BIT2	Native	VSB3V	5V	GPIO15
3	BOARDID BIT3	Native	VSB3V	5V	GPIO16
4	BOARDID BIT4	Native	VSB3V	5V	GPIO17
01	SEL COM2 MD1	Native	VSB3V	5V	GPIO20
02	SEL COM2 MD2	Native	VSB3V	5V	GPIO21
	COM2 SLEW	Native	VSB3V	5V	GPIO22
51	SEL_COM3_MD1	Native	VSB3V	5V	GPIO23
02	SEL_COM3_MD2	Native	VSB3V	5V	GPIO24
	COM3 SLEW	Native	VSB3V	5V	GPIO25
00	SEL COM3 MD0	Native	VSB3V	5V	GPIO26
$\neg$		Native	VSB3V	5V	GPIO27
$\neg$	LVDS_EN	GPIO	VSB3V	5V	GPIO30
	LVDS CFG1	GPIO	VSB3V	5V	GPIO31
	LVDS CFG2	GPIO	VSB3V	5V	GPIO32
	LVDS_PD#	GPIO	VSB3V	5V	GPIO33


















Date: Monday, March 15, 2021


Sheet: 6 of 43


















44EON Bay Trail - GND Document Number Rev: Custom GENE-BT05 A1.2\_0\_0 an /ISUS assoc. co Date: Monday, March 15, 2021 Sheet: 12 of 43





**CRT** +<u>V5</u>S +V5S\_DISP FB13 80\_200mA/L0402 FB26 A1.2 30\_1A/L0603 CRT\_RED D7 2 1 MBR130T10 L0402 L0603 [6] CRT\_RED FUSE\_1.1A/R1206 FUSE-3P5X1P8S-1206 : C295 10pF/C0402 C0402 R380 C296 150 1%/R0402 27pF/C0402 R0402 C0402 FB12 80\_200mA/L0402 CRT\_GREEN [6] CRT\_GREEN R378 150\_1%/R0402 R0402 C298 10pF/C0402 C0402 C300 27pF/C0402 C0402 FB14 80\_200mA/L0402 R811 75\_1%/R0402 R0402 R810 75\_1%/R0402 R0402 R809 75\_1%/R0402 R0402 CRT\_BLUE L0402 CRT\_BLUE \_\_\_\_ 056 2N7002WT1G G 055 2N7002WT1G G R379 150\_1%/R0402 R0402 C297 10pF/C0402 C0402 C299 27pF/C0402 C0402 +<u>V5</u>S R790 10K/R0402 R0402 CRT\_PLUG A1.2 +V5S\_DISP R782 0/R0402 R0402 R793 R363 1.8K R0402 A1.2 R0402 80\_200mA L0402 DDC\_DAT DDC U30 C268 33pF/C0402 C0402 C284 33pF/C0402 C0402 CRT\_DDC\_DATA DDC\_OUT DDC\_IN1 CN30 CRT\_DDC\_CLK DDC\_IN2 DDC\_OUT2 0 FB10 80 200mA/L0402 SYNC\_IN1 SYNC\_OUT L0402 . 16 . 17 0000 CRT\_VSYNC SYNC\_OUT2 SYNC\_IN2 +V5S\_DISP VCC\_VIDEO VCC\_SYNC VCC\_DDC +V5S +V5S +V3.3S C285 33pF/C0402 = C294 33pF/C0402 A1.2 RED R847 VIDEO\_1 0/R0402 R0402 C0402 C0402 00 R849 0/R0402R0402 GREEN 0/R0402 R0402 VIDEO\_2 BYP VIDEO\_3 GNDD ့် ရှိ DDC\_DAT C269 0.22uF\_10V/C0402 C0402 A0.3 C292 C293 C259 TPD7S019-15DBQ QSOP16E-150 0 0.1uF\_16V/C0402 C0402 0.1uF\_16V/C0402 C0402 D14 EZJZ0V800AA R0402 0.1uF\_16V/C0402 C0402 15P 1760015-051-R DSUB-15P-RD-6P96M **CRT** Document Number Rev: GENE-BT05 Custom A1.2\_0\_0 an /ISUS assoc. co. Date: Monday, March 15, 2021 Sheet: 14 of 43












































#### **GPIO - F75111RG** +V3.3S +V3.3S - C380 0.1uF 16V ± C0402 C465 0.1uF R567 X/0ohm, R0402 16V LVDS EN VSB3V\_0 SEL - G1 [16] \_\_VDS\_CFG2 [16] \_\_LVDS\_PD# [16] \_\_SEL\_COM3\_MD1 [29] \_\_SEL\_COM3\_MD2 [29] \_\_COM3\_SLEW [29] \_\_SEL\_COM3\_MP LVDS\_CFG1 LVDS\_EN GPIO31 GPIO32 GPIO33 LVDS\_CFG2 LVDS\_PD# GPIO30 GPIO13/I2C ADDR BOARDID\_BIT4 SEL\_COM2\_MD1 SEL\_COM2\_MD2 GPIO16/LED SEL\_COM3\_MD1 SEL\_COM3\_MD2 SEL\_COM3\_MD1 [29] SEL\_COM3\_SLEW [29] SEL\_COM3\_MD0 [29] GPIO17/LED GPIO23/LED SEL\_COM2\_MD1 SEL\_COM2\_MD2 GPIO20/LED GPIO24/LED GPIO25/LED COM3\_SLEW SEL\_COM3\_M GPIO21/LED GPIO22/LED COM2\_SLEW GPIO26/LED BOARDID\_BIT1 GPIO27 BOARDID\_BIT2 GPIO14/LED GPIO27/LED ADM213\_EN SEL COM2\_MI GPIO10/LED/WDTOUT2# GPIO15/LED ADM213\_EN SEL\_COM2\_MD0 SMB\_DATA\_3P3 SMB\_CLK\_3P3 GPIO11/LED VSB3V 1 GPIO12/LED/IRQ/WDTOUT11# GND 1 SMB\_DATA\_3P3 SDATA GND\_0 15 WDTOUT10# F75111RG SSOP28E-150 +V3.3S +V3.3S +V3.3S SEL\_COM3\_MD2 10K R0402 10K R0402 LVDS\_CFG2 LVDS\_CFG1 LVDS\_EN +V3.3S 10K R0402 R628 DIO\_P0\_3 R545 10K R0402 10K R0402 ADM213\_EN R601 10K R0402 BOARDID BITO X/10K R0402 X/10K R0402 X/10K R0402 X/10K R0402 X/10K R0402 +V3.3S **I2C Address** SEL\_COM2\_MD0 10K R0402 SEL\_COM2\_MD1 COM2\_SLEW 10K R0402 10K R0402 10K R0402 10K R0402 10K R0402 Float: I2C Address = 0x9Ch R593 R568 X/10K R0402 GPIO13 High: I2C Address = 0x6Eh SEL COM3 MD0 10K R0402 R584 R616 R544 R543 10K R0402 R0402 SEL COM2 MD2 R0402 R0402 -----Bit 4,3,2,1,0-----**Advanced Version:** 00000 **Standard Version:** 00001





### **DDR3L Power**





N A	$\cap$ r	١E	Ca	lact	tion


MODE Selection							
Resistance(K ohm)	SW Frequency(kHz)	Discharge Mode					
200	400	Tracking					
100	300	Tracking					
68	300	Non-tracking					
47	400	Non-tracking					


#### \$3/\$5 Power State Control


55/55 Power State Control						
STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	н	ON	ON	ON	ON
S3	LO	н	ON	ON	ON	OFF
S4/S5	LO	LO	OFF	OFF	OFF	OFF


























## **HISTORY**

Item	Date	Revision	Description	Page	Design By	Approve By
1	2013/05/17	A0.1	First Release		Lena	Benson
2	2013/06/10	A0.1	Remove DVI circuit.	P15	Lena	Benson
3	2013/06/19	A0.1	1.Remove eDP circuit. 2.Remove eDP page (P17)	P16 P17	Lena	Benson
			DDI1_VDDEN/DDI1_BKLTEN/DDI1_BKLTCTL DDI1_TXP_2/DDI1_TXN_2/DDI1_TXP_3/DDI1_TXN_3 Unconnected.	P6		
			Remove eDP_LVDS_SEL GPIO	P30		
4	2013/09/30	A0.2	1.R407 change to 100K from 130K for OCP adjust. 2.R411 change to 33K from 44.2K for OCP adjust. 3.Q5 G2 add a cap. C378 (4700pf) 4. Remove V5S_EN discharge.	P32 P36 P36 P41	Lena	Benson
5	2014/03/25	A0.3	1.C329 change to 0.1uF from 0.022uF. 2.Add PIC circuit for intel Bay trail M/D PLTRST# issue(#4600919). 3.Remove USB Device. 4.Remove R20,R21,C34,U4 5.Add R847.R848	P40 P42 P9, P24 P41 P14	Lena	Chienkow
6	2014/06/09	A1.0	1.SiO.GPIO21 connect to V3.3S_PWRGD. 2.Change power source of PIC12F508.	P26 P42	Lena	Chienkow
7	2018/03/	A1.1	1.Change RT9715AGBR to RT9742CGJ5. 2.Add co-layout for U40.19,U40.24 and changed Q46 to BSS138. 3.L1:12110155M=-211110155M - L5:121110226V⇒-121110226X. 4.Reserve C600-C603 and R853 for Product Certification. 5.Reserve C604,C605 and R854 for Product Certification. 6.Reserve C606,C607 for Product Certification. 7.Reserve C608-C611 for Product Certification. 8.Add C612 for soft-start of Q28. 9.Add C613 for power optimization.	P23 P27 P32,P34 P16 P13 P41 P20 P38 P36	Lena	Edwin
8	2020/03/15	A1.2	1. Change CN17 & CN18 from 1655905038 to 1655X00013 2. Change U30 from 143200503250 to 1430053251 3. Change U30 from 1452200900 to 1430750190 4. Change U18 from 1452200900 to 1430750190 4. Change U18 from 1452186600 to 1440818660 5. Modified LVDS Circuits, add BKLTCTL and C614 6. Change U23,U24 from 1440002130 to 1454021301 7. Change U23,U24 from 1440002130 to 1454021301 8. Change U15,U19 from 1454814380 to 144X000041 and Modified F75111RG's control signals 9. Co-layout ALC832 & ALC897 circuits. 10. Add level shift 5V for SMBUS (co-layout) 11. Change CN26&CN27 from 165251420B to 1652814205 12. Change L2 from 1211101562 to 1211X00035 13. ChangeY3 from 12330024A1 to 12330024A4 14. Change D12 from 1301653040 to 130103040 15. Change O6 from 1315762010 to 1315EMB090 17. Change CN35 from 1654903901 to 1654903902 18. Delete Q28, Change Q29 to 1315000530 19. Reserved V55 ENABLE contorl signal 20, Change R793 & R363 from 2.2K to 1.8K and Modified the RED,GREEN,Blue Signals. 21. Stuff R486 and unstuff U52 22. DIO's pull-high resistors ->1K 23. Jumper from black 165330010E to yellow 165330010G 24. remove Q33 25. add U101 for I2C level shift circuits at CN21 26. Stuff C257 22uF & R448->1K 27. Unstuff R798		Ricky	Edwin

