



Sub Compact Board





Page Index


1	Cover Sheet
2	BIO
3	Power
4	i211
5	USB 3.0/USB 2.0
6	USB 2.0 Hub
7	Amplifier
8	12V to 5V
9	F81866
10	F81216-1
11	F81216-2
12	COM1~6
13	COM7~10
14	COM11~14
15	Ring/LPT
16	DIO x32
17	PCIe slot
18	Revision History 1
19	Revision History 2

<Core Design>



Pearsonville(i211) /Springville(i210)






HUB Configuration Selection:
CFG_SEL[1:0] = 10
Strap option enable
Self-powered operation enable

<Core Design>



Title USB 2.0 Hub		
Size B	Document Number BIO-ST05-C14D32	Rev: A0.1
Date: Thursday, April 13, 2017		Sheet: 6 of 19



<Core Design>






Title Amplifier		
Size A	Document Number BIO-ST05-C14D32	Rev: A0.1
Date: <i>Thursday, April 13, 2017</i>		Sheet: 7 of 19

[illegible]




<Core Design>



Title		
12V to 5V		
Size A	Document Number BIO-ST05-C14D32	Rev: A0.1
Date: <i>Thursday, April 13, 2017</i>		Sheet: 8 of 19



RTS2#	RTS3#	RTS1#	Address	Entry Key
0	0	0	0x4e/0x4f	0x77
0	0	1	0x2e/0x2f	0x77
0	1	0	0x4e/0x4f	0xa0
0	1	1	0x2e/0x2f	0xa0
1	0	0	0x4e/0x4f	0x87
1	0	1	0x2e/0x2f	0x87
1	1	0	0x4e/0x4f	0x67
1	1	1	0x2e/0x2f	0x67




<Core Design>




Title F81216-1		
Size B	Document Number BIO-ST05-C14D32	Rev: A0.1
Date: Thursday, April 13, 2017		Sheet: 10 of 19


COM1




COM2




COM3








COM5



COM6







COM4











<Core Design>




Title		COM1~6
Size	Document Number	BIO-ST05-C14D32
C	Rev	A0.1
Date: Thursday, April 13, 2017		Sheet: 12 of 19







Wake On Modem



LPT










LPC Interface




When using SMBUS interface:
1.LPC interface pins must be pull high.
2.LPC signals are not allowed to connected to F75113

SMBUS Interface





+12V==>0.5A
+3V3==>3A
+3V3_DUAL==>375mA



<Core Design>



Title		
PCIe slot		
Size A	Document Number BIO-ST05-C14D32	Rev: A0.1
Date: Thursday, April 13, 2017		Sheet: 17 of 19

[illegible]

Change History

Item	Date	Revision	Description	Page	Design By	Approve By