

# 8 bit verilog code for Booth's multiplier

```
module multiplier (prod, busy, mc, mp, clk, start);
```

```
output [15:0] prod;
```

```
output busy;
```

```
input [7:0] mc, mp;
```

```
input clk, start;
```

```
reg [7:0] A, @, m;
```

```
reg @1;
```

```
reg [3:0] count;
```

```
wire [7:0] sum, difference;
```

```
always @ (posedge clk)
```

```
begin
```

```
if (start) begin
```

```
A <= 8'b0;
```

```
m <= mc;
```

```
@ <= mp;
```

```
@1 <= 1'b0;
```

```
count <= 4'b0;
```

```
end
```

```
else begin
```

```
case ({@[0], @1})
```

```
2'b01: {A, @, @1} <= {sum[7], sum, @};
```

```
2'b10: {A, @, @1} <= {difference[7], difference, @};
```

```
default: {A, @, @1} <= {A[7], A, @};
```

```
endcase
```

```
count <= count + 1'b1;
```

```
end
```

```
end
```

```
alu adder (sum, A, m, 1'b0);
```

```
alu subtractor (difference, A, ~m, 1'b1);
```

```
assign prod = {A, @};
```

```
assign busy = (count < 8);
```

```
endmodule
```

// The following is an alu.

// It is an adder, but capable for subtraction:

// Recall that subtraction means adding the two's complement.

// The 2 will be coming in in cin (carry-in)

```
module alu (out, a, b, cin);
```

```
output [7:0] out;
```

```
input [7:0] a;
```

```
input [7:0] b;
```

```
input cin;
```

```
assign out = a + b + cin;
```

```
endmodule
```

red begin 1451'6 e nd ele begin sm (.sm end medute