```
Verilog code :-
module multiply (product, a, b);
input [31:0] a, b;
output reg [63:0] product;
reg [31:0] abs_a = 0;
reg [31:0] abs_b = 0;
integer i;
always @( a or b )
begin
abs_a = 0;
abs_b = 0;
product = 0;
//unsigned multiplication
if (a[31] | b[31] == 0)
begin
for(i=0; i<32; i=i+1)
if( a[i] == 1'b1 ) product = product + ( b << i );
end
//signed multiplication
if (a[31] | b[31] = 1)
begin
abs_a[30:0] = a[30:0];
abs_b[30:0] = b[30:0];
product = 0;
ÂÂ
for(i=0; i<32; i=i+1) begin
if( abs_a[i] == 1'b1 )
begin
product = product + (abs_b << i);
end
end
product = -product;
end
end
```

I simulated this code to verify its successful operation, and the code successfully passed in simulation, i am pasting the test bench i wrote and resulting waveform for u..

Testbench :-

endmodule

// single line comment

/* multi

```
line
comment
module multiply tb ();
reg [31:0] a, b;
wire [63:0] product;
ÂÂ
multiply m (product, a, b);
\hat{A} \; \hat{A}
initial begin
$dumpfile("d.vcd");
$dumpvars(1, m);
ÂÂ
a = 0; b = 0;
#10 a = 32'b 0000 0000 0000 0000 0000 0000 1111;
b = 32'b\ 0000\_0000\_0000\_0000\_0000\_0000\_0000\_0100;
a = f(hex) and b = 4(hex)
thus, product = (15 * 4)decimal = (60)decimal = (3c)hex
*/
ÂÂ
//multiplication of a signed number with unsigned number
ÂÂ
//multiplication of a signed number with another signed number
a = 32 b \ 1111 \_ 1111 \_ 1111 \_ 1111 \_ 1111 \_ 1111 \_ 1111 \_ 1111, //\ a \ signed \ number
ÂÂ
#10 $finish;
end
endmodule
```

Waveform:

	0,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	10	20	30
a[31:0]	0	f	ffff_ffff	
abs_a[31:0]	0		7fff_ffff	7fff_ffff
b[31:0]	0	4	1	ffff_ffff
abs_b[31:0]	0		1	7fff_ffff
product[63:0]	0	3С	ffff_ffff_8000_0001	c000_0000_ffff_ffff

If u have any query do comment below.

Hope u find my answer helpful. If u do please upvote this.

Keep Chegging!