

 $home \ / \ study \ / \ engineering \ / \ electrical \ engineering \ / \ electrical \ engineering \ questions \ and \ answers \ / \ problem \ 1 \ (fsm \ design) \ use \ verilog \ to \ design.$

Question: Problem 1 (FSM Design) Use Verilog to design an FSM. The F-



Problem 1 (FSM Design)

Use Verilog to design an FSM. The FSM accepts an input binary sequence such as 001010011101.... Its output is **zero** except when the number of 1's that have been input is a multiple of three. In the example below, the output that is observed after each input bit is received is shown directly below the input bit received:

Note: Before any bits have been received, the output is 1. This is because zero 1's is also a multiple of three.

Show transcribed image text

Expert Answer



Anonymous answered this 294 answers

Was this answer helpful?

```
/ Next State Logic
   State Diagram
                                                      always @(x, c.5)
                                                          case (C.5)
                                                         2'b0 : if (x) =>>
                                                                else
                                                         2'bol : if (x)
                                                                 N_S = S2; 1 => 5
                                                                 else
                                                                 N_S = 51;
                                                        2'b10 : if (x)
Veriloy code:
                                                                N_S = S3;
           input -> x
          Output -> Z
                                                                 N-S= 52;
                                                         2'611 : if (x)
   module det three (Elk, TS+, X, Z);
                                                                 N.S= S1;
      input clk, rst, x;
                                                                 else
                                                                N-S= 53;
     output reg Z;
                                                       default: N-S = C-S;
endcase
     parameter SO = 2'bo,
               S1 = 2'd1
               s2 = 2'd2,
              S3 = 2'd3;
      reg [1:0] N_S, C_S;
```

```
// Current State logic
always @ (posedge clk)
         if (rst)
         C_5 <= 50;
         else
         C-S (= N-S: 1)
    1/ Output logic
    if (rst)
      z<= 1'b0' = 2.1/1
       else 12 52.14
        begin (b) II to other
          case (N-S)
       2'b00 : Z<= 1'b1'
       2'bo1 : Z <= 1'b0;
       2'b10 : Z 4= 1'bp; 118
       2'b11 : Z<=1'b1;
       endcase
endmodule
```

Comment >

Your answer

Add your answer

```
COMPANY

LEGAL & POLICIES

CHEGG PRODUCTS AND SERVICES

CHEGG NETWORK
```

CUSTOMER SERVICE ~

© 2003-2020 Chegg Inc. All rights reserved.