Question: Problem 1 (FSM Design) Use Verilog to design an FSM. The F·

Problem 1 (FSM Design)

Use Verilog to design an FSM. The FSM accepts an input binary sequence such as 001010011101.... Its output is **zero** except when the number of 1's that have been input is a multiple of three. In the example below, the output that is observed after each input bit is received is shown directly below the input bit received:

```
input :   -  0 1 0 0 1 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 ...
output:   1  1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 1 ...
```

Note: Before any bits have been received, the output is 1. This is because zero 1's is also a multiple of three.

Show transcribed image text

Expert Answer

Anonymous answered this
294 answers

Was this answer helpful?





```
// Current State logic
always @(posedge clk)
    if (rst)
    C_S <= S0;
    else
    C_S <= N_S;

// Output logic
always @(posedge clk)
    if (rst)
     z<= 1'b0;
    else
        case (N_S)
      begin
    2'b00  : z<= 1'b1;
    2'b01  : z<= 1'b0;
    2'b10  : z<= 1'b0;
    2'b11  : z<= 1'b1;
     endcase

endmodule
```

Comment ›

Your answer

Add your answer

COMPANY

LEGAL & POLICIES

CHEGG PRODUCTS AND SERVICES

CHEGG NETWORK

CUSTOMER SERVICE