DESCRIPTION OF COURSEWORK

Course Code	EEE314
Course Name	Digital System Design
Lecturer	Ir. Dr. Chua Ming Yam
Academic Session	2023/09
Assessment Title	Assignment: Task 1

A. Introduction/ Situation/ Background Information

FPGA stands for field-programmable gate array. It is an integrated circuit that implements code in hardware to execute a thousand times faster than in a processor. These circuits, or arrays, consist of configurable logic blocks (CLBs), memory, or other elements. FPGAs boast rapid growth over the past decade due to the wide range of applications they can handle. For example, it has become a major subject of research and utilization in many engineering fields like hardware acceleration, wireless body sensor networks, diagnostic imaging, electromedical segments, cardiac management, genomics/life science, computer architectures, and more. This course demonstrates how digital design and rapid prototyping could be facilitated by FPGAs and hardware description languages (Verilog)

B. Course Learning Outcomes (CLO) covered

At the end of this assessment, students are able to:

CLO 1 Apply the knowledge and skills of logic designs into hardware description language

CLO 2 Design solutions for complex engineering problems in digital design and FPGA

CLO 3 Build digital systems using a modern EDA tool

C. University Policy on Academic Misconduct

1. Academic misconduct is a serious offense in Xiamen University Malaysia. It can be defined as any of the following:

i. **Plagiarism** is submitting or presenting someone else's work, words, ideas, data or information as your own intentionally or unintentionally. This includes incorporating published and unpublished material, whether in manuscript, printed or electronic form into your work without acknowledging the source (the person and the work).

ii. **Collusion** is two or more people collaborating on a piece of work (in part or whole) which is intended to be wholly individual and passed it off as own individual work.

iii. **Cheating** is an act of dishonesty or fraud in order to gain an unfair advantage in an assessment. This includes using or attempting to use, or assisting another to use materials that are prohibited or inappropriate, commissioning work from a third party, falsifying data, or breaching any examination rules.

2. All assessments submitted must be the student's own work, without any materials generated by AI tools, including direct copying and pasting of text or paraphrasing. Any form of academic misconduct, including using prohibited materials or inappropriate assistance, is a serious offense and will result in a zero mark for the entire assessment or part of it. If there is more than one guilty party, such as in case of collusion, all parties involved will receive the same penalty.

D. Instruction to Students

1. This is an individual task. You are required to complete it on your own.
2. You are required to use Quartus Prime to complete this task.
3. Use the cover page provided for your report.
4. You are required to submit your report and your Quartus archived project file through Moodle.

E. Evaluation Breakdown

No.	Component Title	Percentage (%)
1.	Individual report	50%
2.	Quartus project	50%
	TOTAL	**100%**

F. Task(s)

This is an individual task that contributes to part of your coursework mark.

A seven-segment display segment is shown in Figure 1, and its truth table is in Table 1.




Figure 1: Seven Segment Display LED Segment

Table 1: Seven Segment Decoder Truth Table

BCD[3:0]	g	f	e	d	c	b	a
0000 '0'	0	1	1	1	1	1	1
0001 '1'	0	0	0	0	1	1	0
0010 '2'	1	0	1	1	0	1	1
0011 '3'	1	0	0	1	1	1	1
0100 '4'	1	1	0	0	1	1	0
0101 '5'	1	1	0	1	1	0	1
0110 '6'	1	1	1	1	1	0	1
0111 '7'	0	0	0	0	1	1	1
1000 '8'	1	1	1	1	1	1	1
1001 '9'	1	1	0	0	1	1	1

Using the code below, create a BCD to seven-segment decoder module and name it "BCD2SevenSegment".

Verify your design using DE10-Standard board by comparing the output logic with Table 1.

Write a short report discussing the outcomes of your project. Submit your report and Quartus archived project file to the Moodle.

```
module BCD2SevenSegment (
      input [3:0] BCD,
      output [6:0] HEX
);

      reg [6:0] temp;

      always @(BCD)
            case (BCD)
                  4'b0000: temp = 7'b0111111;
                  4'b0001: temp = 7'b0000110;
                  4'b0010: temp = 7'b1011011;
                  4'b0011: temp = 7'b1001111;
                  4'b0100: temp = 7'b1100110;
                  4'b0101: temp = 7'b1101101;
                  4'b0110: temp = 7'b1111101;
                  4'b0111: temp = 7'b0000111;
                  4'b1000: temp = 7'b1111111;
                  4'b1001: temp = 7'b1100111;
                  default: temp = 7'b1000000;
            endcase

      assign HEX = ~temp;

endmodule
```

APPENDIX 1

MARKING RUBRICS

Component Title	Individual report				**Percentage (%)**		50	
Criteria	**Score and Descriptors**						**Weight (%)**	**Marks**
	Excellent (5)	**Good (4)**	**Average (3)**	**Fair (2)**	**Poor (1)**	**Very Bad (0)**		
Report contents (CLO2-PLO3-C4)	Well-written report	Requires minor improvement	Satisfactory contents	Requires major revision	Poorly written report, insufficient contents	Did not submit	40	
Language and formatting (CLO2-PLO3-C4)	Good language convention with neat formatting		Satisfactory language convention and formatting		Poor language / formatting	Did not submit	10	
						TOTAL	**50**	

Component Title	Quartus project				**Percentage (%)**		50	
Criteria	**Score and Descriptors**						**Weight (%)**	**Marks**
	Excellent (5)	**Good (4)**	**Average (3)**	**Fair (2)**	**Poor (1)**	**Very Bad (0)**		
Quartus project (CLO3-PLO5-P4)	Well working project with no issue	Complete project but with 1 or 2 issue(s)	Complete project but with > 2 issues	Incomplete project, majority parts were missing	Blank project / almost all parts were missing	Did not submit	50	
						TOTAL	**50**	