











MSP430F5249, MSP430F5247, MSP430F5244, MSP430F5242 MSP430F5239, MSP430F5237, MSP430F5234, MSP430F5232

SLAS897A - SEPTEMBER 2013-REVISED NOVEMBER 2015

MSP430F524x, MSP430F523x Mixed-Signal Microcontrollers

1 Device Overview

1.1 Features

- Low Supply-Voltage Range:
 3.6 V Down to 1.8 V
- Ultra-Low Power Consumption
 - Active Mode (AM):
 All System Clocks Active
 290 μA/MHz at 8 MHz, 3.0 V, Flash Program Execution (Typical)
 150 μA/MHz at 8 MHz, 3.0 V, RAM Program Execution (Typical)
 - Standby Mode (LPM3):
 Real-Time Clock (RTC) With Crystal, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup:
 1.9 μA at 2.2 V, 2.1 μA at 3.0 V (Typical)
 Low-Power Oscillator (VLO), General-Purpose Counter, Watchdog, and Supply Supervisor Operational, Full RAM Retention, Fast Wakeup:
 1.4 μA at 3.0 V (Typical)
 - Off Mode (LPM4):
 Full RAM Retention, Supply Supervisor
 Operational, Fast Wakeup:
 1.1 µA at 3.0 V (Typical)
 - Shutdown Mode (LPM4.5):
 0.18 μA at 3.0 V (Typical)
- Wakeup From Standby Mode in 3.5 µs (Typical)
- 16-Bit RISC Architecture, Extended Memory, up to 25-MHz System Clock
- Flexible Power-Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power Low-Frequency Internal Clock Source (VLO)

1.2 Applications

- Analog Sensor Systems
- Digital Sensor Systems

- Low-Frequency Trimmed Internal Reference Source (REFO)
- 32-kHz Watch Crystals (XT1)
- High-Frequency Crystals up to 32 MHz (XT2)
- 16-Bit Timer TA0, Timer_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TA2, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers
- Two Universal Serial Communication Interfaces (USCIs)
 - USCI_A0 and USCI_A1 Each Support:
 - Enhanced UART With Automatic Baud-Rate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - USCI_B0 and USCI_B1 Each Support:
 - I²C
 - Synchronous SPI
- 10-Bit Analog-to-Digital Converter (ADC) With Internal Reference, Sample-and-Hold
- Comparator
- Hardware Multiplier Supports 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- · Three-Channel Internal DMA
- · Basic Timer With RTC Feature
- Section 3 Summarizes the Family Members
- For Complete Module Descriptions, See the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208)
- Data Loggers
- General-Purpose Applications





1.3 Description

The TI MSP430[™] family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with extensive low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in 3.5 µs (typical).

The MSP430F524x series are microcontroller configurations with four 16-bit timers, a high-performance 10-bit ADC, two USCIs, a hardware multiplier, DMA, a comparator, and an RTC module with alarm capabilities.

The MSP430F523x series microcontrollers include all of the peripherals of the MSP430F524x series except for the ADC.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (2)							
MSP430F5249IRGC	VQFN (64)	9 mm × 9 mm							
MSP430F5249IZQE	BGA (80)	5 mm × 5 mm							
MSP430F5244IRGZ	VQFN (48)	7 mm × 7 mm							

⁽¹⁾ For the most current part, package, and ordering information for all available devices, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

⁽²⁾ The sizes shown here are approximations. For the package dimensions with tolerances, see the Mechanical Data in Section 8.



1.4 Functional Block Diagrams

Figure 1-1 shows the functional block diagram for the MSP430F5249 and MSP430F5247 devices in the RGC and ZQE packages.




Figure 1-1. Functional Block Diagram - F5249, F5247 - RGC, ZQE Packages

Figure 1-2 shows the functional block diagram for the MSP430F5244 and MSP430F5242 devices in the RGZ package.




Figure 1-2. Functional Block Diagram - F5244, F5242 - RGZ Package

Figure 1-3 shows the functional block diagram for the MSP430F5239 and MSP430F5237 devices in the RGC and ZQE packages.




Figure 1-3. Functional Block Diagram - F5239, F5237 - RGC, ZQE Packages

Figure 1-4 shows the functional block diagram for the MSP430F5234 and MSP430F5232 devices in the RGZ package.




Figure 1-4. Functional Block Diagram – F5234, F5232 – RGZ Package



Table of Contents

1	Devi	ce Overview	1		5.21	PMM, Core Voltage	31
	1.1	Features	. 1		5.22	PMM, SVS High Side	32
	1.2	Applications	. 1		5.23	PMM, SVM High Side	33
	1.3	Description	2		5.24	PMM, SVS Low Side	33
	1.4	Functional Block Diagrams	3		5.25	PMM, SVM Low Side	34
2	Revi	sion History	6		5.26		
3		ce Comparison	_			Reset	<u>34</u>
4		ninal Configuration and Functions	_		5.27	Timer_A	35
	4.1	Pin Diagrams	_		5.28	Timer_B	35
	4.2	Signal Descriptions	_		5.29	USCI (UART Mode) Recommended Operating	
5	Spec	cifications				Conditions	
	5 .1	Absolute Maximum Ratings			5.30	USCI (UART Mode)	_
	5.2	ESD Ratings			5.31	USCI (SPI Master Mode) Recommended Operating Conditions	
	5.3	Recommended Operating Conditions			5.32	USCI (SPI Master Mode)	
	5.4	Active Mode Supply Current Into V _{CC} Excluding			5.33	USCI (SPI Slave Mode)	
		External Current	20		5.34	USCI (I ² C Mode)	
	5.5	Low-Power Mode Supply Currents (Into V _{CC})			5.35	10-Bit ADC, Power Supply and Input Range	40
		Excluding External Current			5.55	Conditions	41
	5.6	Thermal Characteristics	<u>22</u>		5.36	10-Bit ADC, Timing Parameters	
	5.7	Schmitt-Trigger Inputs – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to			5.37	10-Bit ADC, Linearity Parameters	
		P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0			5.38	REF, External Reference	
		to PJ.3, RSTDVCC/SBWTDIO, RST/NMI)	<u>23</u>		5.39	REF, Built-In Reference	
	5.8	Inputs – Interrupts			5.40	Comparator_B	
		(P1.0 to P1.7, P2.0 to P2.7)	<u>23</u>		5.41	Flash Memory	
	5.9	Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to			5.42	JTAG and Spy-Bi-Wire Interface	
		P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0		6		iled Description	
		to PJ.3)		_	6.1	CPU (Link to User's Guide)	
	5.10	Outputs – General-Purpose I/O (Full Drive Strength)			6.2	Operating Modes	
		(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0			6.3	Interrupt Vector Addresses	
		to PJ.3)	23		6.4	Memory Organization	
	5.11	Outputs - General-Purpose I/O (Reduced Drive			6.5	Bootstrap Loader (BSL)	
		Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to			6.6	JTAG Operation	
		P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0			6.7	Flash Memory (Link to User's Guide)	
		to PJ.3)	<u>24</u>		6.8	RAM Memory (Link to User's Guide)	
	5.12	Output Frequency – General-Purpose I/O			6.9	Peripherals	
		(P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0			6.10	Input/Output Schematics	
		to PJ.3)	24			Device Descriptors	
	5.13			7		ce and Documentation Support	
		Strength (PxDS.y = 0)	<u>25</u>	•	7.1	Device Support	
	5.14	Typical Characteristics - Outputs, Full Drive			7.1	Documentation Support	
		Strength (PxDS.y = 1)	<u>26</u>				
	5.15	Crystal Oscillator, XT1, Low-Frequency Mode	<u>27</u>		7.3	Related Links	
	5.16	Crystal Oscillator, XT2	<u>28</u>		7.4	Community Resources	
	5.17	Internal Very-Low-Power Low-Frequency Oscillator	00		7.5	Trademarks	
	E 40	(VLO)	<u>29</u>		7.6	Electrostatic Discharge Caution	
	5.18	Internal Reference, Low-Frequency Oscillator (REFO)	29		7.7	Export Control Notice	
	5.19	DCO Frequency			7.8	Glossary	98
	5.20	PMM, Brown-Out Reset (BOR)		8		hanical, Packaging, and Orderable mation	98
	0.20	DIOMI OULIVOUL (DOIX)	U 1				- 30



2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Chan	ges from Original (September 2013) to Revision A	Pag
•	Document format changes throughout, including addition of section numbering	
•	Added Section 1.4, Functional Block Diagrams, and moved all functional block diagrams to it	
•	Added Section 3, Device Comparison, and moved Table 3-1, Family Members, to it	
•	Added Section 4.2.1, RST/NMI and RSTDVCC/SBWTDIO Pins	
•	Added Section 5.2, ESD Ratings	
•	Added note to C _{VCORE}	
•	Added Section 5.6, Thermal Characteristics	
•	Added note to R _{Pull}	
•	Changed the TYP value of $C_{L.eff}$ with Test Conditions of "XTS = 0, XCAPx = 0" from 2 pF to 1 pF	
•	Corrected Test Conditions (removed V _{REF}) for all parameters in Section 5.37, 10-Bit ADC, Linearity Parameters	
•	Updated Test Conditions for all parameters in Section 5.37, 10-Bit ADC, Linearity Parameters: changed from	
	$"C_{VREF+} = 20 \text{ pF"}$ to $"C_{VeREF+} = 20 \text{ pF"}$; changed from $"(V_{eREF+} - V_{eREF-})$ min $\leq (V_{eREF+} - V_{eREF-})$ " to	
	$"1.4 \text{ V} \le (\text{V}_{\text{eRFF}} - \text{V}_{\text{eRFF}})"$	4
•	Added " C_{VeREF+} = 20 pF" to E_I Test Conditions	4
•	Added "ADC10SREFx = 11b" to Test Conditions for E_G and E_T	
•	Corrected Test Conditions (removed V _{REF} -) for V _{eREF} +, V _{eREF} -, and (V _{eREF} + - V _{eREF} -) parameters in Section 5.38,	
	REF, External Reference	4
•	Changed MIN value of AV _{CC(min)} with Test Conditions of "REFVSEL = {0} for 1.5 V" from 2.2 V to 1.8 V	4
•	Corrected spelling of MRG bits in symbol and description of f _{MCLK,MRG} parameter	4
•	Changed P5.3 schematic (added P5SEL.2 and XT2BYPASS inputs with AND and OR gates)	8
•	Changed P5SEL.3 column from X to 0 for "P5.3 (I/O)" rows	8
•	Changed P5.5 schematic (added P5SEL.5 input and OR gate)	8
•	Changed P5SEL.5 column from X to 0 for "P5.5 (I/O)" rows	
•	Added Section 7, Device and Documentation Support, and moved Development Tools Support, Device and	
•	Development Tool Nomenclature, Trademarks, and Electrostatic Discharge Caution sections to it	



3 Device Comparison

Table 3-1 summarizes the available family members.

Table 3-1. Family Members (1)(2)

					US	SCI				
DEVICE	FLASH (KB)	SRAM (KB)	Timer_A ⁽³⁾	Timer_B ⁽⁴⁾	CHANNEL A: UART, IrDA, SPI	CHANNEL B: SPI, I ² C	ADC10_A (Ch)	Comp_B (Ch)	I/O	PACKAGE
MSP430F5249	128	8	5, 3, 3	7	2	2	10 ext, 2 int	8	53	64 RGC 80 ZQE
MSP430F5247	64	8	5, 3, 3	7	2	2	10 ext, 2 int	8	53	64 RGC 80 ZQE
MSP430F5244	128	8	5, 3, 3	7	2	2	8 ext, 2 int	6	37	48 RGZ
MSP430F5242	64	8	5, 3, 3	7	2	2	8 ext, 2 int	6	37	48 RGZ
MSP430F5239	128	8	5, 3, 3	7	2	2	-	8	53	64 RGC 80 ZQE
MSP430F5237	64	8	5, 3, 3	7	2	2	-	8	53	64 RGC 80 ZQE
MSP430F5234	128	8	5, 3, 3	7	2	2	-	6	37	48 RGZ
MSP430F5232	64	8	5, 3, 3	7	2	2	-	6	37	48 RGZ

⁽¹⁾ For the most current package and ordering information, see the *Package Option Addendum* in Section 8, or see the TI website at www.ti.com.

⁽²⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.

 ⁽³⁾ Each number in the sequence represents an instantiation of Timer_A with its associated number of capture compare registers and PWM output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_A, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.
 (4) Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWM


⁽⁴⁾ Each number in the sequence represents an instantiation of Timer_B with its associated number of capture compare registers and PWN output generators available. For example, a number sequence of 3, 5 would represent two instantiations of Timer_B, the first instantiation having 3 and the second instantiation having 5 capture compare registers and PWM output generators, respectively.



4 Terminal Configuration and Functions

4.1 Pin Diagrams


Figure 4-1 shows the pinout for the MSP430F5249 and MSP430F5247 devices in the 64-pin RGC package.



NOTE: TI recommends connecting the exposed thermal pad to $\mbox{\ensuremath{V_{SS}}}.$

Figure 4-1. 64-Pin RGC Package (Top View) - MSP430F5249, MSP430F5247


Figure 4-2 shows the pinout for the MSP430F5244 and MSP430F5242 devices in the 48-pin RGZ package.



NOTE: TI recommends connecting the exposed thermal pad to V_{SS}.

Figure 4-2. 48-Pin RGZ Package (Top View) - MSP430F5244, MSP430F5242


Figure 4-3 shows the pinout for the MSP430F5239 and MSP430F5237 devices in the 64-pin RGC package.



NOTE: TI recommends connecting the exposed thermal pad to V_{SS}.

Figure 4-3. 64-Pin RGC Package (Top View) - MSP430F5239, MSP430F5237

Figure 4-4 shows the pinout for the MSP430F5234 and MSP430F5232 devices in the 48-pin RGZ package.



NOTE: TI recommends connecting the exposed thermal pad to V_{SS} .

Figure 4-4. 48-Pin RGZ Package (Top View) - MSP430F5234, MSP430F5232



Figure 4-5 shows the pinout for the MSP430F5249, MSP430F5247, MSP430F5239, and MSP430F5237 devices in the 80-pin ZQE package.

P6.0 T	RSTDVCC	PJ.2	TEST (A4)	RST/NMI	P7.5	P7.4 (A7)	P7.3 (A8)	P7.1 (A9)
P6.2 (B1)	P6.1 (B2)	PJ.3 (B3)	P5.3 (B4)	P5.2 (B5)	NC (B6)	P7.2 (B7)	(B8)—	7.0 (B9)
P6.4 (C1)	P6.3 (C2)		PJ.1 (C4)	PJ.0 (C5)	(C6)	P4.7 (C7)	P4.6 (C8)	P4.5 (C9)
P6.6 (D1)	P6.5 (D2)	P6.7	(D4)	(D5)	(D6)	P4.4 (D7)	P4.3 (D8)	P4.2 (D9)
P5.0 (E1)	P5.1 (E2)	(E3)	(E4)	(E5)	(E6)	P4.1 (E7)	P4.0	DVCC (E9)
P5.4 (F1)	AVCC (F2)	(F3)	(F4)	(F5)	(F6)	(F7)	(F8)	DVSS (F9)
P5.5 (G1)	AVSS	(G3)	P1.3 (G4)	P1.6 (G5)	P2.1 (G6)	P3.4 (G7)	P3.2 (G8)	P3.3 (G9)
DVCC	P1.0	P1.1 (H3)	P1.4 (H4)	P1.7 (H5)	P2.3 (H6)	P2.7 (H7)	P3.0 (H8)	P3.1 (H9)
DVSS (J1)	VCORE (J2)	P1.2 (J3)	P1.5	P2.0 (J5)	P2.2 (J6)	P2.4 (J7)	P2.5 (J8)	P2.6 (J9)

Figure 4-5. 80-Pin ZQE Package (Top View) - MSP430F5249, MSP430F5247, MSP430F5239, MSP430F5237



4.2 Signal Descriptions

Table 4-1 describes the signals for all device variants and package options.

Table 4-1. Terminal Functions

					. Terminal Functions			
TERM	IINAL			(1)				
NAME		NO.		I/O ⁽¹⁾	DESCRIPTION			
	RGC	ZQE	RGZ					
	_		_		General-purpose digital I/O			
P6.4/CB4/A4	5	C1	2	I/O	Comparator_B input CB4			
					Analog input A4 – ADC (not available on all device types)			
					General-purpose digital I/O			
P6.5/CB5/A5	6	D2	3	I/O	Comparator_B input CB5			
					Analog input A5 – ADC (not available on all device types)			
					General-purpose digital I/O (not available on all device types)			
P6.6/CB6/A6	7	D1	N/A	I/O	Comparator_B input CB6 (not available on all device types)			
					Analog input A6 – ADC (not available on all device types)			
					General-purpose digital I/O (not available on all device types)			
P6.7/CB7/A7	8	D3	N/A	I/O	Comparator_B input CB7 (not available on all device types)			
					Analog input A7 – ADC (not available on all device types)			
					General-purpose digital I/O			
P5.0/A8/VeREF+	9	E1	4	I/O	Analog input A8 – ADC (not available on all device types)			
					Input for an external reference voltage to the ADC (not available on all device types)			
				I/O	General-purpose digital I/O			
P5.1/A9/VeREF-	10	E2	5		Analog input A9 – ADC (not available on all device types)			
					Negative terminal for the ADC reference voltage for an external applied reference voltage (not available on all device types)			
AVCC	11	F2	6		Analog power supply			
P5.4/XIN	12	F1	7	I/O	General-purpose digital I/O			
1 3.4/XIIV	12		,	1/0	Input terminal for crystal oscillator XT1			
P5.5/XOUT	13	G1	8	I/O	General-purpose digital I/O			
F3.3/XOUT	13	Gi	O	1/0	Output terminal of crystal oscillator XT1			
AVSS	14	G2	9		Analog ground supply			
DVCC	15	H1	10		Digital power supply			
DVSS	16	J1	11		Digital ground supply			
VCORE ⁽²⁾	17	J2	12		Regulated core power supply output (internal use only, no external current loading)			
					General-purpose digital I/O with port interrupt			
P1.0/TA0CLK/ACLK	18	H2	13	I/O	TA0 clock signal TA0CLK input			
					ACLK output (divided by 1, 2, 4, 8, 16, or 32)			
					General-purpose digital I/O with port interrupt			
P1.1/TA0.0	19	НЗ	14	I/O	TA0 CCR0 capture: CCI0A input, compare: Out0 output			
					BSL transmit output			
					General-purpose digital I/O with port interrupt			
P1.2/TA0.1	20	J3	15	I/O	TA0 CCR1 capture: CCI1A input, compare: Out1 output			
					BSL receive input			
					General-purpose digital I/O with port interrupt			
P1.3/TA0.2	21	G4	16	I/O	TA0 CCR2 capture: CCI2A input, compare: Out2 output			
1 1.0/1/10.2	۷۱	04	10	1,0	TA0 CCR2 capture: CCI2A input, compare: Out2 output			

⁽¹⁾ I = input, O = output, N/A = not available

⁽²⁾ VCORE is for internal use only. No external current loading is possible. VCORE should only be connected to the recommended capacitor value, C_{VCORE}.



TERMIN	AL							
NAME	NO.		I/O ⁽¹⁾	DESCRIPTION				
NAME	RGC	ZQE	RGZ					
P1.4/TA0.3	22	H4	17	I/O	General-purpose digital I/O with port interrupt			
F 1.4/ TAU.5	22	1 14	17	1/0	TA0 CCR3 capture: CCl3A input compare: Out3 output			
P1.5/TA0.4	23	J4	18	I/O	General-purpose digital I/O with port interrupt			
1 1.0/1/10.4	20	0-1	10	1/0	TA0 CCR4 capture: CCI4A input, compare: Out4 output			
					General-purpose digital I/O with port interrupt			
P1.6/TA1CLK/CBOUT	24	G5	19	I/O	TA1 clock signal TA1CLK input			
					Comparator_B output			
P1.7/TA1.0	25	H5	20	I/O	General-purpose digital I/O with port interrupt			
					TA1 CCR0 capture: CCI0A input, compare: Out0 output			
					General-purpose digital I/O with port interrupt (not available on all device types)			
P2.0/TA1.1	26	J5	N/A	I/O	TA1 CCR1 capture: CCl1A input, compare: Out1 output (not available on all			
					device types)			
					General-purpose digital I/O with port interrupt (not available on all device			
P2.1/TA1.2	27	G6	N/A	I/O	types)			
					TA1 CCR2 capture: CCI2A input, compare: Out2 output (not available on all device types)			
					General-purpose digital I/O with port interrupt (not available on all device			
P2.2/TA2CLK/SMCLK	28	J6	N/A	I/O	types)			
1 Z.Z/ 17 ZOZIVOWOZIV			1471	1,0	TA2 clock signal TA2CLK input; SMCLK output (not available on all device			
					types) General-purpose digital I/O with port interrupt (not available on all device			
2007100					types)			
P2.3/TA2.0	29	H6	N/A	I/O	TA2 CCR0 capture: CCI0A input, compare: Out0 output (not available on all			
					device types)			
					General-purpose digital I/O with port interrupt (not available on all device types)			
P2.4/TA2.1	30	J7	N/A	I/O	TA2 CCR1 capture: CCl1A input, compare: Out1 output (not available on all			
					device types)			
					General-purpose digital I/O with port interrupt (not available on all device			
P2.5/TA2.2	31	J8	N/A	I/O	types)			
					TA2 CCR2 capture: CCI2A input, compare: Out2 output (not available on all device types)			
					General-purpose digital I/O with port interrupt (not available on all device			
P2.6/RTCCLK/DMAE0	32	J9	N/A	I/O	types)			
1 2.0/KTOCENDINAEO	32	33	IN/A	1/0	RTC clock output for calibration (not available on all device types)			
					DMA external trigger input (not available on all device types)			
					General-purpose digital I/O			
P2.7/UCB0STE/UCA0CLK	33	H7	21	I/O	Slave transmit enable – USCI_B0 SPI mode			
					Clock signal input – USCI_A0 SPI slave mode			
					Clock signal output – USCI_A0 SPI master mode			
	24	LIO	22	1/0	General-purpose digital I/O			
P3.0/UCB0SIMO/UCB0SDA	34	H8	22	I/O	Slave in, master out – USCI_B0 SPI mode I ² C data – USCI_B0 I ² C mode			
D3 1/LICROSOMU/LICROSOL	35	H9	23	I/O	General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode			
P3.1/UCB0SOMI/UCB0SCL	33	пэ	23	1/0	I ² C clock – USCI_B0 I ² C mode			
					I C GOOK - OSCI_DO I C IIIOGE			



TERMINAL					
NAME	NO.		I/O ⁽¹⁾	DESCRIPTION	
NAME	RGC	ZQE	RGZ		
					General-purpose digital I/O
P3.2/UCB0CLK/UCA0STE	36	G8	24	I/O	Clock signal input – USCI_B0 SPI slave mode
F3.2/00B00LN/00A03TL	30	Go	24	1/0	Clock signal output – USCI_B0 SPI master mode
					Slave transmit enable – USCI_A0 SPI mode
					General-purpose digital I/O
P3.3/UCA0TXD/UCA0SIMO	37	G9	25	I/O	Transmit data – USCI_A0 UART mode
					Slave in, master out – USCI_A0 SPI mode
					General-purpose digital I/O
P3.4/UCA0RXD/UCA0SOMI	38	G7	26	I/O	Receive data – USCI_A0 UART mode
					Slave out, master in – USCI_A0 SPI mode
DVSS	39	F9	27		Digital ground supply
DVCC	40	E9	28		Digital power supply
					General-purpose digital I/O with reconfigurable port mapping secondary function
P4.0/PM_UCB1STE/ PM_UCA1CLK	41	E8	29	I/O	Default mapping: Slave transmit enable – USCI_B1 SPI mode
TW_OOKTOLK					Default mapping: Clock signal input – USCI_A1 SPI slave mode
					Default mapping: Clock signal output – USCI_A1 SPI master mode
P4.1/PM_UCB1SIMO/					General-purpose digital I/O with reconfigurable port mapping secondary function
PM_UCB1SDA	42	E7	30	I/O	Default mapping: Slave in, master out – USCI_B1 SPI mode
					Default mapping: I ² C data – USCI_B1 I ² C mode
P4.2/PM UCB1SOMI/			31		General-purpose digital I/O with reconfigurable port mapping secondary function
PM_UCB1SCL	43	D9		I/O	Default mapping: Slave out, master in – USCI_B1 SPI mode
					Default mapping: I ² C clock – USCI_B1 I ² C mode
					General-purpose digital I/O with reconfigurable port mapping secondary function
P4.3/PM_UCB1CLK/ PM_UCA1STE	44	D8	32	I/O	Default mapping: Clock signal input – USCI_B1 SPI slave mode
FW_OCATOTE					Default mapping: Clock signal output – USCI_B1 SPI master mode
					Default mapping: Slave transmit enable – USCI_A1 SPI mode
P4.4/PM_UCA1TXD/					General-purpose digital I/O with reconfigurable port mapping secondary function
PM_UCA1SIMO	45	D7	33	I/O	Default mapping: Transmit data – USCI_A1 UART mode
					Default mapping: Slave in, master out – USCI_A1 SPI mode
P4.5/PM UCA1RXD/		-			General-purpose digital I/O with reconfigurable port mapping secondary function
PM_UCA1SOMI	46	C9	34	I/O	Default mapping: Receive data – USCI_A1 UART mode
					Default mapping: Slave out, master in – USCI_A1 SPI mode
P4.6/PM_NONE	47	C8	35	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function
					Default mapping: no secondary function.
P4.7/PM_NONE	48	C7	N/A	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (not available on all device types)
					Default mapping: no secondary function. (not available on all device types)
DZ 0/TD0 0	4-	B8,	N1/2		General-purpose digital I/O (not available on all device types)
P7.0/TB0.0	49	B9	N/A	I/O	TB0 CCR0 capture: CCl0A input, compare: Out0 output (not available on all device types)



TERMINAL					,			
		NO.		I/O ⁽¹⁾	DESCRIPTION			
NAME	RGC	ZQE	RGZ	1				
P7.1/TB0.1	50	A9	N/A	I/O	General-purpose digital I/O (not available on all device types) TB0 CCR1 capture: CCI1A input, compare: Out1 output (not available on all device types)			
P7.2/TB0.2	51	В7	N/A	I/O	General-purpose digital I/O (not available on all device types) TB0 CCR2 capture: CCl2A input, compare: Out2 output (not available on all device types)			
P7.3/TB0.3	52	A8	N/A	I/O	General-purpose digital I/O (not available on all device types) TB0 CCR3 capture: CCl3A input, compare: Out3 output (not available on all device types)			
P7.4/TB0.4	53	A7	N/A	I/O	General-purpose digital I/O (not available on all device types) TB0 CCR4 capture: CCI4A input, compare: Out4 output (not available on all device types)			
P7.5/TB0.5	54	A6	N/A	I/O	General-purpose digital I/O (not available on all device types) TB0 CCR5 capture: CCI5A input, compare: Out5 output (not available on all device types)			
RST/NMI	56	A5	37	I	Reset input, active low (also see Section 4.2.1) ⁽³⁾ Nonmaskable interrupt input			
P5.2/XT2IN	57	B5	38	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT2			
P5.3/XT2OUT	58	B4	39	I/O	General-purpose digital I/O \ Output terminal of crystal oscillator XT2			
TEST/SBWTCK ⁽⁴⁾	59	A4	40	I	Test mode pin – Selects four-wire JTAG operation Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated			
PJ.0/TDO ⁽⁵⁾	60	C5	41	I/O	General-purpose digital I/O JTAG test data output port			
PJ.1/TDI/TCLK ⁽⁵⁾	61	C4	42	I/O	General-purpose digital I/O JTAG test data input or test clock input			
PJ.2/TMS ⁽⁵⁾	62	А3	43	I/O	General-purpose digital I/O JTAG test mode select			
PJ.3/TCK ⁽⁵⁾	63	В3	44	I/O	General-purpose digital I/O JTAG test clock			
RSTDVCC/SBWTDIO ⁽⁵⁾	64	A2	45	I/O	Reset input active low (also see Section 4.2.1) ⁽⁶⁾ Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated			
P6.0/CB0/A0	1	A1	46	I/O	General-purpose digital I/O Comparator_B input CB0 Analog input A0 – ADC (not available on all device types)			
P6.1/CB1/A1	2	B2	47	I/O	General-purpose digital I/O Comparator_B input CB1 Analog input A1 – ADC (not available on all device types)			
P6.2/CB2/A2	3	B1	48	I/O	General-purpose digital I/O Comparator_B input CB2 Analog input A2 – ADC (not available on all device types)			

⁽³⁾ When this pin is configured as reset, the internal pullup resistor is enabled by default.

⁽⁴⁾ See Section 6.5 and Section 6.6 for use with BSL and JTAG functions

⁽⁵⁾ See Section 6.6 for use with JTAG function.

⁽⁶⁾ This nonconfigurable reset has an internal pullup to DVCC.



TERMINAL								
	NO.			I/O ⁽¹⁾	DESCRIPTION			
NAME	RGC	ZQE	RGZ					
					General-purpose digital I/O			
P6.3/CB3/A3	4	C2	1	I/O	Comparator_B input CB3			
					Analog input A3 – ADC (not available on all device types)			
Reserved	55 ⁽⁷⁾	(8)	36 ⁽⁷⁾		Reserved			
QFN Pad	Pad	N/A	Pad		QFN package pad. Connection to V _{SS} recommended.			

4.2.1 RST/NMI and RSTDVCC/SBWTDIO Pins

The RST/NMI and RSTDVCC/SBWTDIO pins have overlapping function when configured as reset but they are differentiated as shown here:

- Both can be used for the reset function. When both are used as reset, they can be tied together.
- RST/NMI also includes the external NMI function and has a configurable pullup or pulldown when used
- RSTDVCC/SBWTDIO also includes the SBWTDIO function and has a nonconfigurable pullup when used as reset.

⁽⁷⁾ This pin is reserved and can be left unconnected or connected to ground.
(8) Pins C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground. Pin B6 is reserved and can be left unconnected or connected to ground.



5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Voltage applied at V _{CC} to V _{SS}	-0.3	4.1	V
Voltage applied to any pin (excluding VCORE) ⁽²⁾	-0.3	$V_{CC} + 0.3$	V
Diode current at any device pin		±2	mA
Storage temperature, T _{stg} ⁽³⁾	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are referenced to V_{SS}. VCORE is for internal device use only. No external DC loading or voltage should be applied.

5.2 ESD Ratings

			VALUE	UNIT
\/	V Floring to the discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±250	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1000 V may actually have higher performance.

5.3 Recommended Operating Conditions

Typical values are specified at V_{CC} = 3.3 V and T_A = 25°C (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		PMMCOREVx = 0	1.8		3.6	
\/	Supply voltage during program execution and	PMMCOREVx = 0, 1	2.0		3.6	V
V _{CC}	Supply voltage during program execution and flash programming $(AV_{CC} = DV_{CC})^{(1)}$ (2)	PMMCOREVx = 0, 1, 2	2.2		3.6	V
		PMMCOREVx = 0, 1, 2, 3	2.4		3.6	
V _{SS}	Supply voltage (AV _{SS} = DV _{SS})			0		V
T _A	Operating free-air temperature		-40		85	°C
TJ	Operating junction temperature		-40		85	°C
C _{VCORE}	Recommended capacitor at VCORE (3)			470		nF
C _{DVCC} / C _{VCORE}	Capacitor ratio of DVCC to VCORE		10			
		PMMCOREVx = 0 (default condition), 1.8 V \leq V _{CC} \leq 3.6 V	0		8.0	
t t	Processor frequency (maximum MCLK	PMMCOREVx = 1, 2.0 V \leq V _{CC} \leq 3.6 V	0		12.0	MHz
†SYSTEM	frequency) (see Figure 5-2)	PMMCOREVx = 2, 2.2 V \leq V _{CC} \leq 3.6 V	0		20.0	IVI□Z
		PMMCOREVx = 3, 2.4 $\lor \le \lor_{CC} \le 3.6 \lor$	0		25.0	

TI recommends powering AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

⁽³⁾ Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.


⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±250 V may actually have higher performance.

⁽²⁾ The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the threshold parameters in Section 5.22 for the exact values and further details.

⁽³⁾ A capacitor tolerance of ±20% or better is required.


⁽⁴⁾ Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.





NOTE: The device remains in reset based on the conditions of the RSTDVCC/SBWTDIO and RST pins, along with the voltage present on DVCC voltage supply. Holding RSTDVCC/SBWTDIO or RST at a logic low or holding DVCC below the SVSH_+ minimum threshold causes the device to remain in its reset condition; that is, these conditions form a logical OR with respect to device reset.

Figure 5-1. Reset Timing



The numbers within the fields denote the supported PMMCOREVx settings.

Figure 5-2. Maximum System Frequency

5.4 Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted) (1) (2) (3)

						FF	REQUEN	ICY (f _{DC}	o = f _{MCLP}	= f _{SMCL}	к)				
PARAMETER	EXECUTION MEMORY	V _{cc}	PMMCOREVx	1 N	lHz	8 M	lHz	12 MHz 20 N	MHz 25 MHz		ИHz	UNIT			
		III EIII OITT				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX
			0	0.36	0.47	2.32	2.60								
	Flash 3.0 V	1	0.40		2.65		4.0	4.4					mA		
I _{AM, Flash}		Flasii 3.0 V	2	0.44		2.90		4.3		7.1	7.7			IIIA	
			3	0.46		3.10		4.6		7.6		10.1	11.0		
			0	0.20	0.29	1.20	1.30								
I _{AM, RAM}	DAM	201/	1	0.22		1.35		2.0	2.2					^	
	RAM 3.0 V	3.0 V	2	0.24		1.50		2.2		3.7	4.2			mA	
			3	0.26		1.60		2.4		3.9		5.3	6.2		

⁽¹⁾ All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.

MSP430F5234 MSP430F5232

⁽²⁾ The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.

⁽³⁾ Characterized with program executing typical data processing $f_{ACLK} = 32786$ Hz, $f_{DCO} = f_{MCLK} = f_{SMCLK}$ at specified frequency. XTS = CPUOFF = SCG0 = SCG1 = OSCOFF= SMCLKOFF = 0.



Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current 5.5

	DADAMETED	.,	DMMOODEV	-40	°C	25	,C	60	°C	85	°C	UNIT
	PARAMETER	V _{cc}	PMMCOREVx	TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	UNII
	Low-power mode 0 ⁽³⁾ (4)	2.2 V	0	73		77	91	80		85	97	
I _{LPM0,1MHz}	Low-power mode of the	3.0 V	3	79		83	99	88		95	107	μA
_	Low-power mode 2 ⁽⁵⁾ (4)	2.2 V	0	6.5		6.5	12	10		11	17	
I _{LPM2}	Low-power mode 2(9) (1)	3.0 V	3	7.0		7.0	13	11		12	18	μA
			0	1.60		1.90		2,8		6.0		
		2.2 V	1	1.65		2.00		3.0		6.3		
			2	1.75		2.15		3.2		6.6		Ť
I _{LPM3,XT1LF}	Low-power mode 3, crystal mode (6) (4)		0	1.8		2.1	2.9	3.0		6.2	9.4	μΑ
	modo	3.0 V	1	1.9		2.3		3.2		6.5		μ, τ
		3.0 V	2	2.0		2.4		3.3		6.8		
			3	2.0		2.5	3.9	3.4		6.8	10.9	
			0	1.1		1.4	2.7	2.0		6.1	9.7	
	Low-power mode 3,	0.01/	1	1.1		1.4		2.2		6.4		
I _{LPM3,VLO}	VLO mode ⁽⁷⁾ (4)	3.0 V	2	1.2		1.5		2.3		6.8		μΑ
			3	1.3		1.6	3.0	2.3		6.8	10.9	
			0	0.9		1.1	1.5	2.0		5.1	8.8	
	4(8) (4)	201/	1	1.1		1.2		2.1		5.3		μΑ μΑ μΑ
I _{LPM4}	Low-power mode 4 ⁽⁸⁾ (4)	3.0 V	2	1.2		1.2		2.2		5.5		
			3	1.3		1.3	1.6	2.2		5.5	9.8	
I _{LPM4.5}	Low-power mode 4.5 ⁽⁹⁾	3.0 V		0.15		0.18	0.35	0.26		0.5	1.0	μA

- (1) All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load capacitance are chosen to closely match the required 12.5 pF.
- Current for watchdog timer clocked by SMCLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0), $f_{ACLK} = 32768$ Hz, $f_{MCLK} = 0$ MHz, $f_{SMCLK} = f_{DCO} = 1$ MHz
- Current for brownout, high side supervisor (SVS_H) normal mode included. Low-side supervisor (SVS_L) and low-side monitor (SVM_L) disabled. High-side monitor (SVM_H) disabled. RAM retention enabled.
- Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCGO = 0, SCG1 = 1, OSCOFF = 0 (LPM2), f_{ACLK} = 32768 Hz, f_{MCLK} = 0 MHz, f_{SMCLK} = f_{DCO} = 0 MHz, DCO setting = 1 MHz operation, DCO bias generator enabled.)
- Current for watchdog timer and RTC clocked by ACLK included. ACLK = low-frequency crystal operation (XTS = 0, XT1DRIVEx = 0). CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), f_{ACLK} = 32768 Hz, f_{MCLK} = f_{DCO} = 0 MHz
- Current for watchdog timer and RTC clocked by ACLK included. ACLK = VLO.
 - CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3), $f_{ACLK} = f_{VLO}$, $f_{MCLK} = f_{SMCLK} = f_{DCO} = 0$ MHz
- CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4), $f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0$ MHz
- Internal regulator disabled. No data retention.
 - CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5), f_{DCO} = f_{ACLK} = f_{MCLK} = f_{SMCLK} = 0 MHz



5.6 Thermal Characteristics

			VALUE ⁽¹⁾	UNIT
		VQFN 48 (RGZ)	27.8	
$R\theta_{JA}$	Junction-to-ambient thermal resistance, still air	VQFN 64 (RGC)	29.6	°C/W
		BGA 80 (ZQE)	48.1	
		VQFN 48 (RGZ)	13.6	
$R\theta_{JC(TOP)}$	Junction-to-case (top) thermal resistance	VQFN 64 (RGC)	14.7	°C/W
		BGA 80 (ZQE)	20.9	
		VQFN 48 (RGZ)	0.9	
$R\theta_{JC(BOTTOM)}$	Junction-to-case (bottom) thermal resistance	VQFN 64 (RGC)	1.4	°C/W
		BGA 80 (ZQE)	N/A ⁽²⁾	
		VQFN 48 (RGZ)	4.7	
$R\theta_{JB}$	Junction-to-board thermal resistance	VQFN 64 (RGC)	8.5	°C/W
		BGA 80 (ZQE)	25.7	
		VQFN 48 (RGZ)	0.2	
Ψ_{JT}	Junction-to-package-top thermal characterization parameter	VQFN 64 (RGC)	0.2	°C/W
.,,,		BGA 80 (ZQE)	0.4	
		VQFN 48 (RGZ)	4.6	
Ψ_{JB}	Junction-to-board thermal characterization parameter	VQFN 64 (RGC)	8.4	°C/W
05	, , , , , , , , , , , , , , , , , , ,	BGA 80 (ZQE)	25.7	

⁽¹⁾ These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [Rθ_{JC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

MSP430F5234 MSP430F5232

[•] JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air)

[•] JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

[•] JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages

JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

⁽²⁾ N/A = not applicable



5.7 Schmitt-Trigger Inputs – General-Purpose I/O ⁽¹⁾ (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0 to PJ.3, RSTDVCC/SBWTDIO, RST/NMI)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
V	Docitive going input threshold voltage		1.8 V	0.80		1.40	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.50		2.10	V
V	Negative going input threshold voltage		1.8 V	0.45		1.00	V
V _{IT}	Negative-going input threshold voltage		3 V	0.75		1.65	V
V	Input valtage bystereeig (// // //)		1.8 V	0.3		8.0	V
V_{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.0	V
R _{Pull}	Pullup or pulldown resistor ⁽²⁾	For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC}		20	35	50	kΩ
C _I	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

⁽¹⁾ Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).

5.8 Inputs – Interrupts (P1.0 to P1.7, P2.0 to P2.7)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
t _(int)	External interrupt timing ⁽¹⁾	External trigger pulse duration to set interrupt flag	1.8 V, 3 V	20		ns

⁽¹⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set by trigger signals shorter than t_(int).

5.9 Leakage Current – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
I _{lkg(Px.y)}	High-impedance leakage current	(1) (2)	1.8 V, 3 V	-50	50	nA

⁽¹⁾ The leakage current is measured with VSS or VCC applied to the corresponding pins, unless otherwise noted.

5.10 Outputs – General-Purpose I/O (Full Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0 to PJ.3)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
		$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
W	High lovel output valtage	$I_{(OHmax)} = -10 \text{ mA}^{(2)}$	1.0 V	V _{CC} - 0.60	V_{CC}	V
VOH	V _{OH} High-level output voltage	$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	3 V	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 3 \text{ mA}^{(1)}$	1.8 V	V_{SS}	$V_{SS} + 0.25$	
V	Low lovel output voltage	$I_{(OLmax)} = 10 \text{ mA}^{(2)}$	1.0 V	V _{SS}	$V_{SS} + 0.60$	5
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 5 \text{ mA}^{(1)}$	3 V	V _{SS}	$V_{SS} + 0.25$	V
		$I_{(OLmax)} = 15 \text{ mA}^{(2)}$	3 V	V _{SS}	$V_{SS} + 0.60$	

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

²⁾ Also applies to RST pin when pullup or pulldown resistor is enabled.

⁽²⁾ The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is disabled.

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.



5.11 Outputs – General-Purpose I/O (Reduced Drive Strength) (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0 to PJ.3)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
\ <u>\</u>	VOH High-level output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(3)}$	1.0 V	V _{CC} - 0.60	V_{CC}	V
VOH		$I_{(OHmax)} = -2 \text{ mA}^{(2)}$	3.0 V	V _{CC} - 0.25	V_{CC}	V
		$I_{(OHmax)} = -6 \text{ mA}^{(3)}$	3.0 V	V _{CC} - 0.60	V_{CC}	
		$I_{(OLmax)} = 1 \text{ mA}^{(2)}$	4.0.1/	V _{SS}	V _{SS} + 0.25	
.,		$I_{(OLmax)} = 3 \text{ mA}^{(3)}$	1.8 V	V _{SS}	V _{SS} + 0.60	.,
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 2 \text{ mA}^{(2)}$	201/	V _{SS}	V _{SS} + 0.25	V
		$I_{(OLmax)} = 6 \text{ mA}^{(3)}$	3.0 V	V _{SS}	V _{SS} + 0.60	

Selecting reduced drive strength may reduce EMI.

5.12 Output Frequency – General-Purpose I/O (P1.0 to P1.7, P2.0 to P2.7, P3.0 to P3.4, P4.0 to P4.7, P5.0 to P5.5, P6.0 to P6.7, P7.0 to P7.5, PJ.0 to PJ.3)

	PARAMETER	TEST CONDITIONS		MIN	MAX	UNIT
f _{Px.y}	Port output frequency	See (1)(2)	$V_{CC} = 1.8 \text{ V},$ PMMCOREVx = 0		16	MHz
	(with load)	See V/V/	V _{CC} = 3 V, PMMCOREVx = 3	25		IVIIIZ
	Clock output from one	ACLK, SMCLK,	$V_{CC} = 1.8 \text{ V},$ PMMCOREVx = 0		16	MHz
†Port_CLK	Clock output frequency	MCLK, C _L = 20 pF ⁽²⁾	V _{CC} = 3 V, PMMCOREVx = 3		25	IVIIIZ

⁽¹⁾ A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω . For reduced drive strength, R1 = 1.6 k Ω . C_L = 20 pF is connected to the output to V_{SS} .


⁽²⁾ The maximum total current, I_(OHmax)and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

⁽³⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.




5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)





5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)





5.15 Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
		f_{OSC} = 32768 Hz, XTS = 0, XT1BYPASS = 0, XT1DRIVEx = 1, T_A = 25°C			0.075		
$\Delta I_{DVCC.LF}$	Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, } XTS = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 2, \\ &T_A = 25^{\circ}C \end{aligned} $	3.0 V		0.170		μA
		$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, } XTS = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 3, \\ &T_A = 25^{\circ}C \end{aligned} $			0.290		
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0			32768		Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square- wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 (2) (3)		10	32.768	50	kHz
OA _{LF}	Oscillation allowance for	$\begin{split} &XTS = 0,\\ &XT1BYPASS = 0, XT1DRIVEx = 0,\\ &f_{XT1,LF} = 32768Hz, C_{L,eff} = 6pF \end{split}$			210		kΩ
OALF	LF crystals ⁽⁴⁾	$\begin{split} XTS &= 0, \\ XT1BYPASS &= 0, XT1DRIVEx = 1, \\ f_{XT1,LF} &= 32768 \text{ Hz}, C_{L,eff} = 12 \text{ pF} \end{split}$			300		K12
		$XTS = 0, XCAPx = 0^{(6)}$			1		
C. "	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		pF
$C_{L,eff}$	capacitance, LF mode ⁽⁵⁾	XTS = 0, $XCAPx = 2$			8.5		ы
		XTS = 0, $XCAPx = 3$			12.0		
	Duty cycle, LF mode	$XTS = 0$, Measured at ACLK, $f_{XT1,LF} = 32768$ Hz		30%		70%	
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁷⁾	XTS = 0 XT1BYPASS = 1 ⁽⁸⁾		10		10000	Hz
.	Start-up time, LF mode	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, } XTS = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &T_A = 25^{\circ}C, C_{L,eff} = 6 \text{ pF} \end{aligned} $	3.0 V		1000		me
t _{START,LF}	$f_{OSC} = 32768 \text{ Hz}, \text{ XTS} = 0, \\ \text{XT1BYPASS} = 0, \text{ XT1DRIVEx} = 3, \\ T_{A} = 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 12 \text{ pF}$	XT1BYPASS = 0, $XT1DRIVEx = 3$,	3.0 V		500		ms

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - Keep the trace between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
 - If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. When in crystal bypass mode, XIN can be configured so that it can support an input digital waveform with swing levels from DVSS to DVCC.
- Maximum frequency of operation of the entire device cannot be exceeded.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
- For XT1DRIVEx = 0, $C_{L,eff} \le 6$ pF. For XT1DRIVEx = 1, 6 pF $\le C_{L,eff} \le 9$ pF. For XT1DRIVEx = 2, 6 pF $\le C_{L,eff} \le 10$ pF.
 - For XT1DRIVEx = 3, $C_{L,eff} \ge 6 \text{ pF}$.
- Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.
- Measured with logic-level input frequency but also applies to operation with crystals.



5.16 Crystal Oscillator, XT2

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN 7	TYP I	/IAX	UNIT
		$f_{OSC} = 4$ MHz, XT2OFF = 0, XT2BYPASS = 0, XT2DRIVEx = 0, $T_A = 25$ °C			200		
ı	XT2 oscillator crystal current	$\begin{split} f_{OSC} &= 12 \text{ MHz, XT2OFF} = 0, \\ \text{XT2BYPASS} &= 0, \text{ XT2DRIVEx} = 1, \\ T_{A} &= 25^{\circ}\text{C} \end{split}$	3.0 V		260		
I _{DVCC.XT2}	consumption	$\begin{split} &f_{OSC}=20 \text{ MHz}, \text{ XT2OFF}=0, \\ &\text{XT2BYPASS}=0, \text{ XT2DRIVEx}=2, \\ &T_{A}=25^{\circ}\text{C} \end{split}$	3.0 V		325		μA
		$\begin{aligned} &f_{OSC} = 32 \text{ MHz, XT2OFF} = 0,\\ &\text{XT2BYPASS} = 0, \text{ XT2DRIVEx} = 3,\\ &T_A = 25^{\circ}\text{C} \end{aligned}$			450		
f _{XT2,HF0}	XT2 oscillator crystal frequency, mode 0	XT2DRIVEx = 0, XT2BYPASS = 0 ⁽³⁾		4		8	MHz
f _{XT2,HF1}	XT2 oscillator crystal frequency, mode 1	XT2DRIVEx = 1, XT2BYPASS = 0 ⁽³⁾		8	·	16	MHz
f _{XT2,HF2}	XT2 oscillator crystal frequency, mode 2	XT2DRIVEx = 2, XT2BYPASS = 0 ⁽³⁾		16		24	MHz
f _{XT2,HF3}	XT2 oscillator crystal frequency, mode 3	XT2DRIVEx = 3, XT2BYPASS = 0 ⁽³⁾		24		32	MHz
f _{XT2,HF,SW}	XT2 oscillator logic-level square- wave input frequency, bypass mode	XT2BYPASS = 1 ⁽³⁾⁽⁴⁾		0.7		32	MHz
		$XT2DRIVEx = 0$, $XT2BYPASS = 0$, $f_{XT2,HF0} = 6$ MHz, $C_{L,eff} = 15$ pF			450		
04	Oscillation allowance for	$XT2DRIVEx = 1$, $XT2BYPASS = 0$, $f_{XT2,HF1} = 12$ MHz, $C_{L,eff} = 15$ pF			320		Ω
OA _{HF}	HF crystals ⁽⁵⁾	$\begin{aligned} &XT2DRIVEx = 2, XT2BYPASS = 0, \\ &f_{XT2,HF2} = 20MHz, C_{L,eff} = 15pF \end{aligned}$			200		12
		$\begin{split} \text{XT2DRIVEx} &= 3, \text{XT2BYPASS} = 0, \\ \text{f}_{\text{XT2,HF3}} &= 32 \text{MHz}, \text{C}_{\text{L,eff}} = 15 \text{pF} \end{split}$			200		<u> </u>
	Start up time	$ \begin{aligned} &f_{OSC} = 6 \text{ MHz} \\ &\text{XT2BYPASS} = 0, \text{ XT2DRIVEx} = 0, \\ &T_A = 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 15 \text{ pF} \end{aligned} $	3.0 V		0.5		ma
^t START,HF	Start-up time	$\begin{split} &f_{OSC} = 20 \text{ MHz} \\ &\text{XT2BYPASS} = 0, \text{XT2DRIVEx} = 2, \\ &T_{A} = 25^{\circ}\text{C}, \text{ C}_{L,\text{eff}} = 15 \text{ pF} \end{split}$	3.0 V		0.3		ms
$C_{L,eff}$	Integrated effective load capacitance, HF mode (1)(6)				1		pF
	Duty cycle	Measured at ACLK, f _{XT2,HF2} = 20 MHz		40% 5	50%	60%	·

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
 - Keep the traces between the device and the crystal as short as possible.
 - Design a good ground plane around the oscillator pins.
 - Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
 - Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
 - Use assembly materials and processes that avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
- If conformal coating is used, make sure that it does not induce capacitive or resistive leakage between the oscillator pins. (3) This represents the maximum frequency that can be input to the device externally. Maximum frequency achievable on the device
- operation is based on the frequencies present on ACLK, MCLK, and SMCLK cannot be exceed for a given range of operation.
- When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet. When in crystal bypass mode, XT2IN can be configured so that it can support an input digital waveform with swing levels from DVSS to DVCC.
- Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- Includes parasitic bond and package capacitance (approximately 2 pF per pin). Because the PCB adds additional capacitance, TI recommends verifying the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.



Crystal Oscillator, XT2 (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (2)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{Fault,HF}	Oscillator fault frequency (7)	XT2BYPASS = 1 (8)		30	· ·	300	kHz

⁽⁷⁾ Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies between the MIN and MAX specifications might set the flag.

5.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{VLO}	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df_{VLO}/d_{T}	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	

⁽¹⁾ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

5.18 Internal Reference, Low-Frequency Oscillator (REFO)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	T _A = 25°C	1.8 V to 3.6 V		3		μΑ
	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V		32768		Hz
f _{REFO}	REFO absolute tolerance calibrated	Full temperature range	1.8 V to 3.6 V	-3.5%		3.5%	
		T _A = 25°C	3 V	-1.5%		1.5%	
df _{REFO} /d _T	REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.01		%/°C
df_{REFO}/dV_{CC}	REFO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		1.0		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40%	50%	60%	
t _{START}	REFO start-up time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

⁽¹⁾ Calculated using the box method: (MAX(-40°C to 85°C) - MIN(-40°C to 85°C)) / MIN(-40°C to 85°C) / (85°C - (-40°C))

⁽⁸⁾ Measured with logic-level input frequency but also applies to operation with crystals. In general, an effective load capacitance of up to 18 pF can be supported.

⁽²⁾ Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)

⁽²⁾ Calculated using the box method: (MAX(1.8 V to 3.6 V) – MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V – 1.8 V)



5.19 DCO Frequency

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{DCO(0,0)}	DCO frequency (0, 0) ⁽¹⁾	DCORSELx = 0, $DCOx = 0$, $MODx = 0$	0.07		0.20	MHz
f _{DCO(0,31)}	DCO frequency (0, 31) ⁽¹⁾	DCORSELx = 0, $DCOx = 31$, $MODx = 0$	0.70		1.70	MHz
f _{DCO(1,0)}	DCO frequency (1, 0) ⁽¹⁾	DCORSELx = 1, DCOx = 0, MODx = 0	0.15		0.36	MHz
f _{DCO(1,31)}	DCO frequency (1, 31) ⁽¹⁾	DCORSELx = 1, DCOx = 31, MODx = 0	1.47		3.45	MHz
f _{DCO(2,0)}	DCO frequency (2, 0) ⁽¹⁾	DCORSELx = 2, DCOx = 0, MODx = 0	0.32		0.75	MHz
f _{DCO(2,31)}	DCO frequency (2, 31) ⁽¹⁾	DCORSELx = 2, DCOx = 31, MODx = 0	3.17		7.38	MHz
f _{DCO(3,0)}	DCO frequency (3, 0) ⁽¹⁾	DCORSELx = 3, DCOx = 0, MODx = 0	0.64		1.51	MHz
f _{DCO(3,31)}	DCO frequency (3, 31) ⁽¹⁾	DCORSELx = 3, DCOx = 31, MODx = 0	6.07		14.0	MHz
f _{DCO(4,0)}	DCO frequency (4, 0) ⁽¹⁾	DCORSELx = 4, DCOx = 0, MODx = 0	1.3		3.2	MHz
f _{DCO(4,31)}	DCO frequency (4, 31) ⁽¹⁾	DCORSELx = 4, DCOx = 31, MODx = 0	12.3		28.2	MHz
f _{DCO(5,0)}	DCO frequency (5, 0) ⁽¹⁾	DCORSELx = 5, DCOx = 0, MODx = 0	2.5		6.0	MHz
f _{DCO(5,31)}	DCO frequency (5, 31) ⁽¹⁾	DCORSELx = 5, DCOx = 31, MODx = 0	23.7		54.1	MHz
f _{DCO(6,0)}	DCO frequency (6, 0) ⁽¹⁾	DCORSELx = 6, DCOx = 0, MODx = 0	4.6		10.7	MHz
f _{DCO(6,31)}	DCO frequency (6, 31) ⁽¹⁾	DCORSELx = 6, DCOx = 31, MODx = 0	39.0		88.0	MHz
f _{DCO(7,0)}	DCO frequency (7, 0) ⁽¹⁾	DCORSELx = 7, DCOx = 0, MODx = 0	8.5		19.6	MHz
f _{DCO(7,31)}	DCO frequency (7, 31) ⁽¹⁾	DCORSELx = 7, DCOx = 31, MODx = 0	60		135	MHz
S _{DCORSEL}	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2		2.3	ratio
S _{DCO}	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02		1.12	ratio
	Duty cycle	Measured at SMCLK	40%	50%	60%	
df _{DCO} /dT	DCO frequency temperature drift ⁽²⁾	f _{DCO} = 1 MHz,		0.1		%/°C
df _{DCO} /dV _{CC}	DCO frequency voltage drift ⁽³⁾	f _{DCO} = 1 MHz		1.9		%/V

- (1) When selecting the proper DCO frequency range (DCORSELx), the target DCO frequency, f_{DCO}, should be set to reside within the range of $f_{DCO(n, 0),MAX} \le f_{DCO} \le f_{DCO(n, 31),MIN}$, where $f_{DCO(n, 0),MAX}$ represents the maximum frequency specified for the DCO frequency, range n, tap 0 (DCOx = 0) and $f_{DCO(n, 31),MIN}$ represents the minimum frequency specified for the DCO frequency, range n, tap 31 (DCOx = 31). This ensures that the target DCO frequency resides within the range selected. It should also be noted that if the actual f_{DCO} frequency for the selected range causes the FLL or the application to select tap 0 or 31, the DCO fault flag is set to report that the selected range is at its minimum or maximum tap setting.
- Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C) / (85^{\circ}C (-40^{\circ}C))$ Calculated using the box method: (MAX(1.8 V to 3.6 V) MIN(1.8 V to 3.6 V)) / MIN(1.8 V to 3.6 V) / (3.6 V 1.8 V)




Figure 5-11. Typical DCO Frequency



5.20 PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _(DVCC_BOR_IT-)	BOR_H on voltage, DV_CC falling level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$			1.45	V
V _(DVCC_BOR_IT+)	BOR_H off voltage, DV_CC rising level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$	0.80	1.30	1.50	V
V _(DVCC_BOR_hys)	BOR _H hysteresis		60		250	mV
t _{RESET}	Pulse duration required at RST/NMI pin to accept a reset		2			μs

5.21 PMM, Core Voltage

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
V _{CORE3} (AM)	Core voltage, active mode, PMMCOREV = 3	$2.4 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.90	V
V _{CORE2} (AM)	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.80	V
V _{CORE1} (AM)	Core voltage, active mode, PMMCOREV = 1	$2.0 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.60	V
V _{CORE0} (AM)	Core voltage, active mode, PMMCOREV = 0	$1.8 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.40	V
V _{CORE3} (LPM)	Core voltage, low-current mode, PMMCOREV = 3	$2.4 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.94	V
V _{CORE2} (LPM)	Core voltage, low-current mode, PMMCOREV = 2	$2.2 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.84	V
V _{CORE1} (LPM)	Core voltage, low-current mode, PMMCOREV = 1	$2.0 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}$	1.64	V
V _{CORE0} (LPM)	Core voltage, low-current mode, PMMCOREV = 0	$1.8 \text{ V} \le \text{DV}_{\text{CC}} \le 3.6 \text{ V}$	1.44	V



5.22 PMM, SVS High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVSH)	SVS current consumption	SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 0		200		ΠA
		SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1		1.5		μΑ
		SVSHE = 1, SVSHRVL = 0	1.57	1.68	1.78	
V	SVS _H on voltage level (1)	SVSHE = 1, SVSHRVL = 1	1.79	1.88	1.98	.,
V _(SVSH_IT-)	SVSH on voltage level 19	SVSHE = 1, SVSHRVL = 2	1.98	2.08	2.21	V
		SVSHE = 1, SVSHRVL = 3	2.10	2.18	2.31	
		SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.85	
	SVS _H off voltage level ⁽¹⁾	SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.07	V
.,		SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.28	
		SVSHE = 1, SVSMHRRL = 3	2.20	2.30	2.42	
$V_{(SVSH_IT+)}$		SVSHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	
		SVSHE = 1, SVSMHRRL = 5	2.52	2.70	2.88	
		SVSHE = 1, SVSMHRRL = 6	2.90	3.10	3.23	
		SVSHE = 1, SVSMHRRL = 7	2.90	3.10	3.23	
	0)/0	SVSHE = 1, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVSHFP = 1		2.5		
t _{pd(SVSH)}	SVS _H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVSHFP = 0		20		μs
t _(SVSH)	SVS _H on or off delay time	SVSHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 10$ mV/ μ s, SVSHFP = 1		12.5		
		SVSHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 1$ mV/ μ s, SVSHFP = 0		100		μs
dV _{DVCC} /dt	DV _{CC} rise time		0		1000	V/s

⁽¹⁾ The SVS_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and use.



5.23 PMM, SVM High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		SVMHE = 0, DV _{CC} = 3.6 V		0		~ ^	
I _(SVMH)	SVM _H current consumption	SVMHE= 1, DV _{CC} = 3.6 V, SVMHFP = 0		200		nA	
		SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		1.5		μΑ	
		SVMHE = 1, SVSMHRRL = 0	1.62	1.74	1.85		
		SVMHE = 1, SVSMHRRL = 1	1.88	1.94	2.07		
		SVMHE = 1, SVSMHRRL = 2	2.07	2.14	2.28		
	SVM _H on or off voltage level (1)	SVMHE = 1, SVSMHRRL = 3	2.20	2.30	2.42		
V _(SVMH)		SVMHE = 1, SVSMHRRL = 4	2.32	2.40	2.55	V	
		SVMHE = 1, SVSMHRRL = 5	2.52	2.70	2.88		
		SVMHE = 1, SVSMHRRL = 6	2.90	3.10	3.23		
		SVMHE = 1, SVSMHRRL = 7	2.90	3.10	3.23		
		SVMHE = 1, SVMHOVPE = 1		3.75			
	OVM assessment in a distance	SVMHE = 1, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVMHFP = 1		2.5			
t _{pd} (SVMH)	SVM _H propagation delay	SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVMHFP = 0		20		μs	
	SVM _H on or off delay time	SVMHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVMHFP = 1	12.5				
t _(SVMH)		SVMHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 1$ mV/ μ s, SVMHFP = 0		100		μs	

⁽¹⁾ The SVM_H settings available depend on the VCORE (PMMCOREVx) setting. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208) on recommended settings and use.

5.24 PMM, SVS Low Side

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
		SVSLE = 0, PMMCOREV = 2	0	n^
I _(SVSL)	SVS _L current consumption	SVSLE = 1, PMMCOREV = 2, SVSLFP = 0	200	nA
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1	1.5	μΑ
	SVS _L propagation delay	SVSLE = 1, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVSLFP = 1	2.5	110
t _{pd} (SVSL)		SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVSLFP = 0	20	μs
	SVS_L on or off delay time	SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVSLFP = 1	12.5	
t(SVSL)		SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVSLFP = 0	100	μs



5.25 PMM, SVM Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP M	AX UNIT
		SVMLE = 0, PMMCOREV = 2	0	nA
I _(SVML)	SVM _L current consumption	SVMLE= 1, PMMCOREV = 2, SVMLFP = 0	200	IIA
		SVMLE= 1, PMMCOREV = 2, SVMLFP = 1	1.5	μA
	SVM _L propagation delay	SVMLE = 1, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVMLFP = 1	2.5	
t _{pd} (SVML)		SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVMLFP = 0	20	μs
	SVM _L on or off delay time	SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10$ mV/ μ s, SVMLFP = 1	12.5	
t(SVML)		SVMLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVMLFP = 0	100	μs

5.26 Wake-up Times From Low-Power Modes and Reset

PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
twake-up-fast	Wake-up time from LPM2, LPM3, or LPM4 to active mode ⁽¹⁾	PMMCOREV = SVSMLRRL = n (where n = 0, 1, 2, or 3), SVSLFP = 1	f _{MCLK} ≥ 4 MHz 1 MHz < f _{MCLK} < 4 MHz		3.5 4.5	7.5 9	μs
t _{WAKE-UP-SLOW}	Wake-up time from LPM2, LPM3 or LPM4 to active mode ⁽²⁾	PMMCOREV = SVSMLRRL (where n = 0, 1, 2, or 3), SVSLFP = 0	. = n		150	175	μs
t _{WAKE-UP-LPM5}	Wake-up time from LPM4.5 to active mode (3)				2	3	ms
t _{WAKE-UP-RESET}	Wake-up time from RST or BOR event to active mode (3)				2	3	ms

- (1) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). Fastest wake-up times are possible with SVS_Land SVM_L in full performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS_Land SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx* and *MSP430x6xx Family User's Guide* (SLAU208).
- (2) This value represents the time from the wake-up event to the first active edge of MCLK. The wake-up time depends on the performance mode of the low-side supervisor (SVS_L) and low-side monitor (SVM_L). In this case, the SVS_Land SVM_L are in normal mode (low current) mode when operating in AM, LPM0, and LPM1. Various options are available for SVS_Land SVM_L while operating in LPM2, LPM3, and LPM4. See the *Power Management Module and Supply Voltage Supervisor* chapter in the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).
- (3) This value represents the time from the wake-up event to the reset vector execution.



5.27 Timer A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
f _{TA} Timer_A inpu		Internal: SMCLK, ACLK	1.8 V			25	
	Timer_A input clock frequency	External: TACLK Duty cycle = 50% ± 10%	3.0 V			25	MHz
t _{TA,cap}	Timer_A capture timing ⁽¹⁾	All capture inputs, Minimum pulse duration required for capture	1.8 V	20			no
			3.0 V	20			ns

⁽¹⁾ The external signal sets the interrupt flag every time the minimum parameters are met. It may be set even with trigger signals shorter than t_{TA,cap}.

5.28 Timer_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MA	X UNIT
f _{TB}	Timer_B input clock frequency	Internal: SMCLK, ACLK External: TBCLK Duty cycle = 50% ± 10%	1.8 V		2	5
			3.0 V		2	5 MHz
	t _{TB,cap} Timer_B capture timing ⁽¹⁾ All capture inputs, Minimum p duration required for capture	All capture inputs, Minimum pulse	1.8 V	20		20
^L TB,cap		duration required for capture	3.0 V	20		ns

⁽¹⁾ The external signal sets the interrupt flag every time the minimum parameters are met. It may be set even with trigger signals shorter than t_{TB,cap}.

5.29 USCI (UART Mode) Recommended Operating Conditions

	PARAMETER	CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)					1	MHz

5.30 USCI (UART Mode)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
t _T UART r	LIADT receive decited time (1)		1.8 V	50	600	
	UART receive deglitch time ⁽¹⁾		3.0 V	50	600	ns

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To make sure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.



5.31 USCI (SPI Master Mode) Recommended Operating Conditions

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
fus	I ISC I innuit clock trequency	Internal: SMCLK, ACLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz

5.32 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 5-12, and Figure 5-13)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK, Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
		PMMACOREV 0	1.8 V	55			
	COMI input data actua tima	PMMCOREV = 0	3.0 V	38			20
t _{SU,MI}	SOMI input data setup time	PMMCOREV = 3	2.4 V	30			ns
		PIMIMICOREV = 3	3.0 V	25			
	SOMI input data hold time	PMMCOREV = 0	1.8 V	0			
			3.0 V	0			
t _{HD,MI}		PMMCOREV = 3	2.4 V	0			ns
			3.0 V	0			
		UCLK edge to SIMO valid,	1.8 V			20	
	CIMO custos et data validation (2)	$C_L = 20 \text{ pF}, PMMCOREV = 0$	3.0 V			18	
t _{VALID,MO}	SIMO output data valid time (2)	UCLK edge to SIMO valid,	2.4 V			16	ns
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3.0 V			15	
			1.8 V	-10			
t _{HD,MO}	CIMO custos et data hadd time a (3)	$C_L = 20 \text{ pF}, PMMCOREV = 0$	3.0 V	-8			
	SIMO output data hold time ⁽³⁾	C 20 TE PMMCOREV 2	2.4 V	-10			ns
		$C_L = 20 \text{ pF}, PMMCOREV = 3$	3.0 V	-8			

 ⁽¹⁾ f_{UCxCLK} = 1/2t_{LO/HI} with t_{LO/HI} ≥ max(t_{VALID,MO(USCI)} + t_{SU,SI(Slave)}, t_{SU,MI(USCI)} + t_{VALID,SO(Slave)}).
 For the slave parameters t_{SU,SI(Slave)} and t_{VALID,SO(Slave)} refer to the SPI parameters of the attached slave.
 (2) Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. Refer to the timing

diagrams in Figure 5-12 and Figure 5-13.

⁽³⁾ Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data on the SIMO output can become invalid before the output changing clock edge observed on UCLK. Refer to the timing diagrams in Figure 5-12and Figure 5-13.






Figure 5-12. SPI Master Mode, CKPH = 0




Figure 5-13. SPI Master Mode, CKPH = 1



5.33 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note (1), Figure 5-14, and Figure 5-15)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		DMMOODEW 0	1.8 V	11			
4	CTE land time. CTE law to clock	PMMCOREV = 0	3.0 V	8			
t _{STE,LEAD}	STE lead time, STE low to clock	DMMACOREV 2	2.4 V	7			ns
		PMMCOREV = 3	3.0 V	6			
		DAMACOREV 0	1.8 V	3			
4	CTF last time. Last alast to CTF high	PMMCOREV = 0	3.0 V	3			
t _{STE,LAG}	STE lag time, Last clock to STE high	DMMACOREV 2	2.4 V	3			ns
		PMMCOREV = 3	3.0 V	3			
		DMMCODEV 0	1.8 V			66	
	STE access time, STE low to SOMI	PMMCOREV = 0	3.0 V			50	
t _{STE,ACC}	data out	DIMIOODEI/ 0	2.4 V			36	ns
		PMMCOREV = 3	3.0 V			30	
		DIMIOODEI/ 0	1.8 V			30	
	STE disable time, STE high to SOMI	PMMCOREV = 0	3.0 V			23	ns
t _{STE,DIS}	high impedance	DMMAQQDEV 0	2.4 V			16	
		PMMCOREV = 3	3.0 V			13	
		DIMIOODEI/ 0	1.8 V	5			
		PMMCOREV = 0	3.0 V	5			
t _{SU,SI}	SIMO input data setup time		2.4 V	2			ns
		PMMCOREV = 3	3.0 V	2			
			1.8 V	5			
		PMMCOREV = 0	3.0 V	5			
t _{HD,SI}	SIMO input data hold time		2.4 V	5			ns
		PMMCOREV = 3	3.0 V	5			
		UCLK edge to SOMI valid,	1.8 V			76	
		$C_L = 20 \text{ pF}, PMMCOREV = 0$	3.0 V			60	
t _{VALID} ,SO	SOMI output data valid time (2)	UCLK edge to SOMI valid,	2.4 V			44	ns
		C _L = 20 pF, PMMCOREV = 3	3.0 V			40	
		0 00 5 514100551/ 5	1.8 V	18			
	(2)	$C_L = 20 \text{ pF}, \text{ PMMCOREV} = 0$	3.0 V	12			ns
t _{HD,SO}	SOMI output data hold time (3)	C _L = 20 pF, PMMCOREV = 3	2.4 V	10			
			3.0 V	8			

 $f_{UCxCLK} = 1/2t_{LO/HI}$ with $t_{LO/HI} \ge max(t_{VALID,MO(Master)} + t_{SU,SI(USCI)}$, $t_{SU,MI(Master)} + t_{VALID,SO(USCI)}$). For the master parameters $t_{SU,MI(Master)}$ and $t_{VALID,MO(Master)}$ refer to the SPI parameters of the attached slave. Specifies the time to drive the next valid data to the SOMI output after the output changing UCLK clock edge. Refer to the timing

diagrams in Figure 5-12 and Figure 5-13.

Specifies how long data on the SOMI output is valid after the output changing UCLK clock edge. Refer to the timing diagrams in Figure 5-12 and Figure 5-13.






Figure 5-14. SPI Slave Mode, CKPH = 0




Figure 5-15. SPI Slave Mode, CKPH = 1



5.34 USCI (I²C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5-16)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT	
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			f _{SYSTEM}	MHz	
f _{SCL}	SCL clock frequency		2.2 V, 3 V	0	400	kHz	
	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	2.2 V, 3 V	4.0			
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6		μs	
	Catum time for a repeated START	f _{SCL} ≤ 100 kHz	001/01/	4.7			
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6		μs	
t _{HD,DAT}	Data hold time		2.2 V, 3 V	0		ns	
t _{SU,DAT}	Data setup time		2.2 V, 3 V	250		ns	
	Catum time for CTOD	f _{SCL} ≤ 100 kHz	22727	4.0			
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2.2 V, 3 V	0.6		μs	
t _{SP}	Pulse duration of spikes suppressed by input filter		2.2 V, 3 V	50	600	ns	




Figure 5-16. I²C Mode Timing



5.35 10-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage	AV_{CC} and DV_{CC} are connected together, AV_{SS} and DV_{SS} are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 \text{ V}$		1.8		3.6	V
V _(Ax)	Analog input voltage range ⁽²⁾	All ADC10_A pins: P1.0 to P1.5, P3.6, and P3.7 terminals		0		AV_{CC}	V
	Operating supply current into	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1,	2.2 V		60	100	
	AVCC terminal. REF module and reference buffer off.	REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 00	3 V		75	110	
	Operating supply current into AVCC terminal. REF module on, reference buffer on.	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 1, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 01	3 V		113	150	
I _{ADC10_A}	Operating supply current into AVCC terminal. REF module off, reference buffer on.	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 10, VEREF = 2.5 V	3 V		105	140	μΑ
	Operating supply current into AVCC terminal. REF module off, reference buffer off.	f _{ADC10CLK} = 5.0 MHz, ADC10ON = 1, REFON = 0, SHT0 = 0, SHT1 = 0, ADC10DIV = 0, ADC10SREF = 11, VEREF = 2.5 V	3 V		70	110	
C _I	Input capacitance	Only one terminal Ax can be selected at one time from the pad to the ADC10_A capacitor array including wiring and pad	2.2 V		3.5		pF
D.	Input MLIV ON registance	$AV_{CC} > 2.0 \text{ V}, 0 \text{ V} \le V_{Ax} \le AV_{CC}$				36	kΩ
R _I	Input MUX ON resistance	$1.8 \text{ V} < \text{AV}_{CC} < 2 \text{ V}, 0 \text{ V} \le \text{V}_{Ax} \le \text{AV}_{CC}$				96	K12

⁽¹⁾ The leakage current is defined in the leakage current table with P6.x/Ax parameter.

5.36 10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADC10CLK}		For specified performance of ADC10_A linearity parameters	2.2 V, 3 V	0.45	5	5.5	MHz
f _{ADC10OSC}	Internal ADC10_A oscillator ⁽¹⁾	ADC10DIV = 0, f _{ADC10CLK} = f _{ADC10OSC}	2.2 V, 3 V	4.2	4.8	5.4	MHz
tconvert	Conversion time	REFON = 0, Internal oscillator, 12 ADC10CLK cycles, 10-bit mode, f _{ADC10OSC} = 4 MHz to 5 MHz	2.2 V, 3 V	2.4		3.0	μs
		External $f_{ADC10CLK}$ from ACLK, MCLK or SMCLK, ADC10SSEL $\neq 0$			(2)		·
t _{ADC10ON}	Turnon settling time of the ADC	See ⁽³⁾				100	ns
	0	D 4000 O D 001 O O 0 5 7 5 (4)	1.8 V	3			
t _{Sample}	Sampling time	$R_S = 1000 \Omega$, $R_I = 96 k \Omega$, $C_I = 3.5 pF^{(4)}$	3.0 V	1			μs

⁽¹⁾ The ADC10OSC is sourced directly from MODOSC inside the UCS.

⁽²⁾ The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R−} for valid conversion results. The external reference voltage requires decoupling capacitors. Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC10_A. See also the MSP430x5xx and MSP430x6xx Family User's Guide (SLAU208).

^{(2) 12 ×} ADC10DIV × 1/f_{ADC10CLK}

⁽³⁾ The condition is that the error in a conversion started after t_{ADC100N} is less than ±0.5 LSB. The reference and input signal are already settled.

⁽⁴⁾ Approximately eight Tau (τ) are needed to get an error of less than ±0.5 LSB



5.37 10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
_	Integral	$1.4 \text{ V} \le (V_{\text{eREF+}} - V_{\text{eREF-}}) \le 1.6 \text{ V}, C_{\text{VeREF+}} = 20 \text{ pF}$	2.2 V, 3 V			±1.0	LSB
Eı	linearity error	1.6 V < $(V_{eREF+} - V_{eREF-}) \le V_{AVCC}$, $C_{VeREF+} = 20 pF$	2.2 V, 3 V			±1.0	LSB
E _D	Differential linearity error	1.4 V ≤ ($V_{eREF+} - V_{eREF-}$), $C_{VeREF+} = 20 pF$	2.2 V, 3 V			±1.0	LSB
E _O	Offset error	1.4 V \leq (V _{eREF+} - V _{eREF-}), C _{VeREF+} = 20 pF, Internal impedance of source R _S $<$ 100 Ω	2.2 V, 3 V			±1.0	LSB
E _G	Gain error	1.4 V \leq (V _{eREF+} - V _{eREF-}), C _{VeREF+} = 20 pF, ADC10SREFx = 11b	2.2 V, 3 V			±1.0	LSB
E _T	Total unadjusted error	1.4 V \leq (V _{eREF+} - V _{eREF-}), C _{VeREF+} = 20 pF, ADC10SREFx = 11b	2.2 V, 3 V		±1.0	±2.0	LSB

5.38 REF, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
V _{eREF+}	Positive external reference voltage input	V _{eREF+} > V _{eREF-} (2)		1.4	AV _{CC}	٧
V _{eREF}	Negative external reference voltage input	V _{eREF+} > V _{eREF-} ⁽³⁾		0	1.2	٧
(V _{eREF+} – V _{eREF-})	Differential external reference voltage input	V _{eREF+} > V _{eREF-} ⁽⁴⁾		1.4	AV _{CC}	٧
I _{VeREF+}	Static input current	$ \begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}~,~V_{eREF-} = 0~V,\\ f_{ADC10CLK} = 5~MHz,~ADC10SHTx = 0x0001,\\ Conversion~rate~200~ksps \end{array} $	2.2 V, 3 V	-26	26	
		$\begin{array}{l} 1.4~V \leq V_{eREF+} \leq V_{AVCC}~,~V_{eREF-} = 0~V,\\ f_{ADC10CLK} = 5~MHZ,~ADC10SHTX = 0x1000,\\ Conversion~rate~20~ksps \end{array}$	2.2 V, 3 V	-1	1	μΑ
C _{VREF+/-}	Capacitance at VeREF+ or VeREF- terminal	See ⁽⁵⁾		10		μF

⁽¹⁾ The external reference is used during ADC conversion to charge and discharge the capacitance array. The input capacitance, C₁, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

⁽²⁾ The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.

⁽³⁾ The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.

⁽⁴⁾ The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

⁽⁵⁾ Two decoupling capacitors, 10 μF and 100 nF, should be connected to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC10_A. See also the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).





5.39 REF, Built-In Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		REFVSEL = {2} for 2.5 V, REFON = 1	3 V	2.472	2.51	2.548	
V _{REF+}	Positive built-in reference voltage	REFVSEL = {1} for 2.0 V, REFON = 1	3 V	1.96	1.99	2.02	V
	voltage	REFVSEL = {0} for 1.5 V, REFON = 1	2.2 V, 3 V	1.472	1.495	1.518	•
	AVCC minimum voltage,	REFVSEL = {0} for 1.5 V		1.8			
AV _{CC(min)}	Positive built-in reference active	REFVSEL = {1} for 2.0 V		2.2			V
, ,		REFVSEL = {2} for 2.5 V		2.7			
I _{REF+}		f _{ADC10CLK} = 5.0 MHz, REFON = 1, REFBURST = 0, REFVSEL = {2} for 2.5 V	3 V		18	24	μΑ
	Operating supply current into AVCC terminal (2)	$\begin{aligned} &f_{ADC10CLK} = 5.0 \text{ MHz}, \\ &REFON = 1, REFBURST = 0, \\ &REFVSEL = \{1\} \text{ for } 2.0 \text{ V} \end{aligned}$	3 V		15.5	21	μA
		$ \begin{aligned} &f_{ADC10CLK} = 5.0 \text{ MHz}, \\ &REFON = 1, REFBURST = 0, \\ &REFVSEL = \{0\} \text{ for } 1.5 \text{ V} \end{aligned} $	3 V		13.5	21	μΑ
TC _{REF+}	Temperature coefficient of built-in reference (3)	I _{VREF+} = 0 A, REFVSEL = (0, 1, 2}, REFON = 1			30	50	ppm/
	Operating supply current into AVCC terminal (4)	REFON = 0, INCH = 0Ah,	2.2 V		20	22	μA
SENSOR		ADC100N = N A, T _A = 30°C	3 V		20	22	μ, τ
V	See ⁽⁵⁾	ADC10ON = 1, INCH = 0Ah,	2.2 V		770		mV
V _{SENSOR}	See V	$T_A = 30$ °C	3 V		770		IIIV
V_{MID}	AVCC divider at channel 11	ADC10ON = 1, INCH = 0Bh,	2.2 V	1.06	1.1	1.14	V
▼ MID	AVOC divider at charmer 11	V _{MID} ≈ 0.5 × V _{AVCC}	3 V	1.46	1.5	1.54	V
t _{SENSOR(sample)}	Sample time required if channel 10 is selected (6)	ADC10ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB		30			μs
$t_{\text{VMID}(\text{sample})}$	Sample time required if channel 11 is selected (7)	ADC10ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB		1			μs
PSRR_DC	Power supply rejection ratio (dc)	$\begin{aligned} & \text{AV}_{\text{CC}} = \text{AV}_{\text{CC (min)}} \text{ - AV}_{\text{CC(max)}}, \\ & \text{T}_{\text{A}} = 25 \text{ °C}, \\ & \text{REFVSEL} = \{0, \ 1, \ 2\}, \ \text{REFON} = 1 \end{aligned}$			120		μV/V
PSRR_AC	Power supply rejection ratio (ac)	$\begin{array}{l} \text{AV}_{\text{CC}} = \text{AV}_{\text{CC (min)}} \text{- AV}_{\text{CC(max)}}, \\ \text{T}_{\text{A}} = 25^{\circ}\text{C, f} = 1 \text{ kHz, } \Delta\text{Vpp} = 100 \text{ mV}, \\ \text{REFVSEL} = \{0, 1, 2\}, \text{ REFON} = 1 \end{array}$			6.4		mV/V
t _{SETTLE}	Settling time of reference voltage (8)	$\begin{array}{l} AV_{CC} = AV_{CC \; (min)} \text{ - } AV_{CC (max)}, \\ REFVSEL = (0, 1, 2\}, REFON = 0 \rightarrow 1 \end{array}$			75		μs

- (1) The leakage current is defined in the leakage current table with P6.x/Ax parameter.
- (2) The internal reference current is supplied via terminal AVCC. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.
- (3) Calculated using the box method: $(MAX(-40^{\circ}C \text{ to } 85^{\circ}C) MIN(-40^{\circ}C \text{ to } 85^{\circ}C)) / MIN(-40^{\circ}C \text{ to } 85^{\circ}C)/(85^{\circ}C (-40^{\circ}C))$.
- (4) The sensor current I_{SENSOR} is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is already included in I_{REF+}.
- (5) The temperature sensor offset can be as much as ±20°C. TI recommends a single-point calibration to minimize the offset error of the built-in temperature sensor.
- (6) The typical equivalent impedance of the sensor is 51 k Ω . The sample time required includes the sensor-on time $t_{SENSOR(on)}$.
- (7) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.
- (8) The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB.



5.40 Comparator_B

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage			1.8		3.6	>
			1.8 V			38	
	Comparator operating supply current into AVCC, excludes	CBPWRMD = 00, CBON = 1, CBRSx = 00	2.2 V		31	38	
I _{AVCC_COMP}			3 V		32	39	μΑ
	reference resistor ladder	CBPWRMD = 01, CBON = 1, CBRSx = 00	2.2 V, 3 V		10	17	
		CBPWRMD = 10, CBON = 1, CBRSx = 00	2.2 V, 3 V		0.2	0.85	
		CBREFLx = 01, CBREFACC = 0	≥ 1.8 V		1.44	±2.5%	
V_{REF}	Reference voltage level	CBREFLx = 10, CBREFACC = 0	≥ 2.2 V		1.92	±2.5%	V
		CBREFLx = 11, CBREFACC = 0	≥ 3.0 V		2.39	±2.5%	
	Quiescent current of resistor ladder into	CBREFACC = 1, CBREFLx = 01, CBRSx = 10, REFON = 0, CBON = 0	2.2 V, 3 V		17	22	
IAVCC_REF	REF AVCC, includes REF module current	CBREFACC = 0, CBREFLx = 01, CBRSx = 10, REFON = 0, CBON = 0	2.2 V, 3 V		33	40	μΑ
V _{IC}	Common mode input range			0		V _{CC} -1	٧
V	lanut offeet veltere	CBPWRMD = 00		-20		20	m\/
V _{OFFSET}	Input offset voltage	CBPWRMD = 01, 10		-10		10	mV
C _{IN}	Input capacitance				5		pF
D	Series input resistance	ON - switch closed			3	4	kΩ
R _{SIN}		OFF - switch opened		50			МΩ
		CBPWRMD = 00, CBF = 0				450	ns
t _{PD}	Propagation delay, response time	CBPWRMD = 01, CBF = 0				600	
	rooponee umo	CBPWRMD = 10, CBF = 0				50	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 00		0.35	0.6	1.5	
	Propagation delay with	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 01		0.6	1.0	1.8	
^t PD,filter	filter active	CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 10		1.0	1.8	3.4	μs
		CBPWRMD = 00, CBON = 1, CBF = 1, CBFDLY = 11		1.8	3.4	6.5	
t _{EN_CMP}	Comparator enable time	CBON = 0 to CBON = 1, CBPWRMD = 00, 01			1	2	μs
t _{EN_REF}	Resistor reference enable time	CBON = 0 to CBON = 1			1.0	1.5	μs
TC _{CB_REF}	Temperature coefficient of V _{CB_REF}					50	ppm/ °C
V _{CB_REF}	Reference voltage for a given tap	VIN = reference into resistor ladder, n = 0 to 31		VIN x (n+0.5) / 32	VIN × (n+1) / 32	VIN × (n+1.5) / 32	V



5.41 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV _{CC(PGM/ERASE)}	Program and erase supply voltage		1.8		3.6	V
I _{PGM}	Average supply current from DVCC during program			3	5	mA
I _{ERASE}	Average supply current from DVCC during erase			6	11	mA
I _{MERASE} , I _{BANK}	Average supply current from DVCC during mass erase or bank erase			6	11	mA
t _{CPT}	Cumulative program time	See (1)			16	ms
	Program and erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	T _J = 25°C	100			years
t _{Word}	Word or byte program time	See (2)	64		85	μs
t _{Block, 0}	Block program time for first byte or word	See (2)	49		65	μs
t _{Block, 1-(N-1)}	Block program time for each additional byte or word, except for last byte or word	See (2)	37		49	μs
t _{Block, N}	Block program time for last byte or word	See (2)	55		73	μs
t _{Erase}	Erase time for segment, mass erase, and bank erase when available.	See (2)	23		32	ms
f _{MCLK,MRG}	MCLK frequency in marginal read mode (FCTL4.MRG0 = 1 or FCTL4. MRG1 = 1)		0		1	MHz

⁽¹⁾ The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word write, individual byte write, and block write modes.

5.42 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	V _{cc}	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V, 3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length	2.2 V, 3 V	0.025		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)	2.2 V, 3 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
4	TCK input frequency - 4-wire JTAG (2)	2.2 V	0		5	MHz
† _{TCK}		3 V	0		10	MHz
R _{internal}	Internal pulldown resistance on TEST	2.2 V, 3 V	45	60	80	kΩ

⁽¹⁾ Tools that access the Spy-Bi-Wire interface need to wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

⁽²⁾ These values are hardwired into the flash controller's state machine.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



6 Detailed Description

6.1 CPU (Link to User's Guide)

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R2
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

MSP430F5234 MSP430F5232



6.2 Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and FLL loop control and DCOCLK are disabled
 - DCO DC generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO DC generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO DC generator is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 4.5 (LPM4.5)
 - Internal regulator disabled
 - No data retention
 - Wake-up signal from RST/NMI, P1, and P2



6.3 Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 6-1. Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-Up External Reset Watchdog Time-out, Password Violation Flash Memory Password Violation PMM Password Violation	WDTIFG, KEYV (SYSRSTIV) ^{(1) (2)}	Reset	0FFFEh	63, highest
System NMI PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾	(Non)maskable	0FFFCh	62
User NMI NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG, BUSIFG (SYSUNIV) (1)	(Non)maskable	0FFFAh	61
COMP_B	Comparator B interrupt flags (CBIV) ⁽¹⁾ (3)	Maskable	0FFF8h	60
TB0	TB0CCR0 CCIFG0 (3)	Maskable	0FFF6h	59
TB0	TB0CCR1 CCIFG1 to TB0CCR6 CCIFG6, TB0IFG (TB0IV) ^{(1) (3)}	Maskable	0FFF4h	58
WDT_A Interval Timer Mode	WDTIFG	Maskable	0FFF2h	57
USCI_A0 Receive or Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV) (1) (3)	Maskable	0FFF0h	56
USCI_B0 Receive or Transmit	UCB0RXIFG, UCB0TXIFG (UCB0IV) (1) (3)	Maskable	0FFEEh	55
ADC10_A	ADC10IFG0 ⁽¹⁾ (3) (4)	Maskable	0FFECh	54
TA0	TA0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFEAh	53
TA0	TA0CCR1 CCIFG1 to TA0CCR4 CCIFG4, TA0IFG (TA0IV) ^{(1) (3)}	Maskable	0FFE8h	52
Reserved	Reserved	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) (1) (3)	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 ⁽³⁾	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 to TA1CCR2 CCIFG2, TA1IFG (TA1IV) ^{(1) (3)}	Maskable	0FFE0h	48
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) (1) (3)	Maskable	0FFDEh	47
USCI_A1 Receive or Transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV) (1) (3)	Maskable	0FFDCh	46
USCI_B1 Receive or Transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV) (1) (3)	Maskable	0FFDAh	45
TA2	TA2CCR0 CCIFG0 ⁽³⁾	Maskable	0FFD8h	44
TA2	TA2CCR1 CCIFG1 to TA2CCR2 CCIFG2, TA2IFG (TA2IV) ^{(1) (3)}	Maskable	0FFD6h	43
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) ^{(1) (3)}	Maskable	0FFD4h	42
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ⁽¹⁾ (3)	Maskable	0FFD2h	41
			0FFD0h	40
Reserved	Reserved ⁽⁵⁾		:	:
			0FF80h	0, lowest

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

⁽Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

⁽³⁾ Interrupt flags are located in the module.

⁴⁾ Only on devices with ADC, otherwise reserved.

⁽⁵⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, TI recommends reserving these locations.



6.4 Memory Organization

Table 6-2. Memory Organization⁽¹⁾

		MSP430F5247, MSP430F5242, MSP430F5237, MSP430F5232	MSP430F5249, MSP430F5244, MSP430F5239, MSP430F5234
Memory (flash) Main: interrupt vector	Total Size	64KB 00FFFFh–00FF80h	128KB 00FFFFh-00FF80h
	Bank D	N/A	32KB 0243FFh-01C400h
Main, and annual	Bank C	N/A	32KB 01C3FFh-014400h
Main: code memory	Bank B	32KB 0143FFh–00C400h	32KB 0143FFh-00C400h
	Bank A	32KB 00C3FFh-004400h	32KB 00C3FFh-004400h
	Sector 3	2KB 0043FFh–003C00h	2KB 0043FFh-003C00h
DAM	Sector 2	2KB 003BFFh-003400h	2KB 003BFFh-003400h
RAM	Sector 1	2KB 0033FFh-002C00h	2KB 0033FFh-002C00h
	Sector 0	2KB 002BFFh-002400h	2KB 002BFFh-002400h
	А	128 B 001BFFh–001B80h	128 B 001BFFh–001B80h
TI factory memory (ROM)	В	128 B 001B7Fh–001B00h	128 B 001B7Fh–001B00h
Triactory memory (ROM)	С	128 B 001AFFh–001A80h	128 B 001AFFh–001A80h
	D	128 B 001A7Fh–001A00h	128 B 001A7Fh–001A00h
	Info A	128 B 0019FFh–001980h	128 B 0019FFh-001980h
Information memory (flash)	Info B	128 B 00197Fh–001900h	128 B 00197Fh–001900h
information memory (nash)	Info C	128 B 0018FFh–001880h	128 B 0018FFh-001880h
	Info D	128 B 00187Fh–001800h	128 B 00187Fh–001800h
	BSL 3	512 B 0017FFh–001600h	512 B 0017FFh–001600h
Bootstrap loader (BSL)	BSL 2	512 B 0015FFh–001400h	512 B 0015FFh–001400h
memory (flash)	BSL 1	512 B 0013FFh-001200h	512 B 0013FFh-001200h
	BSL 0	512 B 0011FFh–001000h	512 B 0011FFh-001000h
Peripherals	Size	4KB 000FFFh–0h	4KB 000FFFh–0h

⁽¹⁾ N/A = Not available



6.5 Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory by the BSL is protected by an user-defined password. The BSL requires a specific entry sequence on the RSTDVCC/SBWTDIO and TEST/SBWTCK pins. Table 6-3 shows the required pins and their functions. For further details on interfacing to development tools and device programmers, see the MSP430 Hardware Tools User's Guide (SLAU278). For a complete description of the features of the BSL and its implementation, see the MSP430 Programming Via the Bootstrap Loader User's Guide (SLAU319).

NOTE

Devices from TI come factory programmed with the timer based UART BSL only. If the USCI based BSL is preferred, it is also available, but must be programmed by the user.

Table 6-3. BSL Pin Requirements and Functions

DEVICE SIGNAL	BSL FUNCTION
RSTDVCC/SBWTDIO	External reset
TEST/SBWTCK	Enable BSL
P1.1	Data transmit
P1.2	Data receive
DVCC, AVCC	Device power supply
DVSS	Ground supply

6.6 JTAG Operation

6.6.1 JTAG Standard Interface

The MSP430 family supports the standard JTAG interface which requires four signals for sending and receiving data. The JTAG signals are shared with general-purpose I/O. The TEST/SBWTCK pin is used to enable the JTAG signals. In addition to these signals, the SBWTDIO is required to interface with MSP430 development tools and device programmers. The JTAG pin requirements are shown in Table 6-4. For further details on interfacing to development tools and device programmers, see the MSP430(tm) Hardware Tools User's Guide (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see MSP430 Programming Via the JTAG Interface (SLAU320).

Table 6-4. JTAG Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
PJ.3/TCK	IN	JTAG clock input
PJ.2/TMS	IN	JTAG state control
PJ.1/TDI/TCLK	IN	JTAG data input, TCLK input
PJ.0/TDO	OUT	JTAG data output
TEST/SBWTCK	IN	Enable JTAG pins
RSTDVCC/SBWTDIO	IN	External reset
DVCC, AVCC		Device power supply
DVSS		Ground supply



6.6.2 Spy-Bi-Wire Interface

In addition to the standard JTAG interface, the MSP430 family supports the two-wire Spy-Bi-Wire interface. Spy-Bi-Wire can be used to interface with MSP430 development tools and device programmers. The Spy-Bi-Wire interface pin requirements are shown in Table 6-5. For further details on interfacing to development tools and device programmers, see the *MSP430 Hardware Tools User's Guide* (SLAU278). For a complete description of the features of the JTAG interface and its implementation, see *MSP430 Programming Via the JTAG Interface* (SLAU320).

Table 6-5. Spy-Bi-Wire Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	FUNCTION
TEST/SBWTCK	IN	Spy-Bi-Wire clock input
SBWTDIO	IN, OUT	Spy-Bi-Wire data input/output
DVCC, AVCC		Device power supply
DVSS		Ground supply

6.7 Flash Memory (Link to User's Guide)

The flash memory can be programmed using the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called *information memory*.
- Segment A can be locked separately.

6.8 RAM Memory (Link to User's Guide)

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in Section 6.4.
- Each sector 0 to n can be complete disabled, however data retention is lost.
- Each sector 0 to n automatically enters low-power retention mode when possible.

6.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x5xx and MSP430x6xx Family User's Guide* (SLAU208).

6.9.1 Digital I/O (Link to User's Guide)

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM4.5 wakeup input capability is available for all bits of ports P1 and P2
- Read and write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise or word-wise in pairs.



6.9.2 Port Mapping Controller (Link to User's Guide)

The port mapping controller allows the flexible and reconfigurable mapping of digital functions to port P4.

Table 6-6. Port Mapping Mnemonics and Functions

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION			
0	PM_NONE	None	DVSS			
4	PM_CBOUT0	-	COMP_B output			
1	PM_TB0CLK	TB0 clock input				
	PM_ADC10CLK	-	ADC10CLK			
2	PM_DMAE0	DMAE0 input				
	PM_SVMOUT	-	SVM output			
3	PM_TB0OUTH	TB0 high impedance input TB0OUTH				
4	PM_TB0CCR0A	TB0 CCR0 capture input CCI0A	TB0 CCR0 compare output Out0			
5	PM_TB0CCR1A	TB0 CCR1 capture input CCI1A	TB0 CCR1 compare output Out1			
6	PM_TB0CCR2A	TB0 CCR2 capture input CCI2A	TB0 CCR2 compare output Out2			
7	PM_TB0CCR3A	TB0 CCR3 capture input CCI3A	TB0 CCR3 compare output Out3			
8	PM_TB0CCR4A	TB0 CCR4 capture input CCI4A	TB0 CCR4 compare output Out4			
9	PM_TB0CCR5A	TB0 CCR5 capture input CCI5A	TB0 CCR5 compare output Out5			
10	PM_TB0CCR6A	TB0 CCR6 capture input CCI6A	TB0 CCR6 compare output Out6			
	PM_UCA1RXD USCI_A1 UART RXD (Direction controlled by USCI - i					
11	PM_UCA1SOMI	USCI_A1 SPI slave out master in (direction controlled by USC				
40	PM_UCA1TXD	USCI_A1 UART TXD (Directio	n controlled by USCI - output)			
12	PM_UCA1SIMO	USCI_A1 SPI slave in master ou	ut (direction controlled by USCI)			
40	PM_UCA1CLK	USCI_A1 clock input/output (direction controlled by USCI)				
13	PM_UCB1STE	USCI_B1 SPI slave transmit enable (direction controlled by USCI)				
4.4	PM_UCB1SOMI	USCI_B1 SPI slave out master in (direction controlled by USCI)				
14	PM_UCB1SCL	USCI_B1 I ² C clock (open drain and direction controlled by US				
45	PM_UCB1SIMO	USCI_B1 SPI slave in master or	ut (direction controlled by USCI)			
15	PM_UCB1SDA	USCI_B1 I ² C data (open drain a	nd direction controlled by USCI)			
40	PM_UCB1CLK	USCI_B1 clock input/output (direction controlled by USCI)			
16	PM_UCA1STE	USCI_A1 SPI slave transmit enat	ole (direction controlled by USCI)			
17	PM_CBOUT1	None	COMP_B output			
18	PM_MCLK	None	MCLK			
19	PM_RTCCLK	None	RTCCLK output			
20	PM_UCA0RXD	USCI_A0 UART RXD (Direction	on controlled by USCI - input)			
20	PM_UCA0SOMI	USCI_A0 SPI slave out master i	n (direction controlled by USCI)			
24	PM_UCA0TXD	USCI_A0 UART TXD (Directio	n controlled by USCI - output)			
21	PM_UCA0SIMO	USCI_A0 SPI slave in master ou	ut (direction controlled by USCI)			
00	PM_UCA0CLK	USCI_A0 clock input/output (direction controlled by USCI)			
22	PM_UCB0STE	USCI_B0 SPI slave transmit enab	ole (direction controlled by USCI)			
00	PM_UCB0SOMI	USCI_B0 SPI slave out master i	n (direction controlled by USCI)			
23	PM_UCB0SCL	USCI_B0 I ² C clock (open drain a	and direction controlled by USCI)			
24	PM_UCB0SIMO	USCI_B0 SPI slave in master ou	ut (direction controlled by USCI)			
24	PM_UCB0SDA	USCI_B0 I ² C data (open drain a	nd direction controlled by USCI)			
05	PM_UCB0CLK	USCI_B0 clock input/output (direction controlled by USCI)			
25	PM_UCA0STE	USCI_A0 SPI slave transmit enab	ole (direction controlled by USCI)			
26-30	Reserved	None	DVSS			



Table 6-6. Port Mapping Mnemonics and Functions (continued)

VALUE	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION
31 (0FFh) ⁽¹⁾	PM_ANALOG	·	but Schmitt-trigger to prevent parasitic pplying analog signals.

⁽¹⁾ The value of the PM_ANALOG mnemonic is set to 0FFh. The port mapping registers are only 5 bits wide, and the upper bits are ignored, which results in a read out value of 31.

Table 6-7. Default Mapping

PIN	PxMAPy MNEMONIC	INPUT PIN FUNCTION	OUTPUT PIN FUNCTION			
P4.0/P4MAP0	PM_UCB1STE/PM_UCA1CLK	USCI_B1 SPI slave transmit enable (direction controlled by USCI) USCI_A1 clock input/output (direction controlled by USCI)				
P4.1/P4MAP1	PM_UCB1SIMO/PM_UCB1SDA	USCI_B1 SPI slave in master out (direction controlled by USCI) USCI_B1 I ² C data (open drain and direction controlled by USCI)				
P4.2/P4MAP2	PM_UCB1SOMI/PM_UCB1SCL	USCI_B1 SPI slave out master in (direction controlled by USCI) USCI_B1 I ² C clock (open drain and direction controlled by USCI)				
P4.3/P4MAP3	PM_UCB1CLK/PM_UCA1STE	USCI_A1 SPI slave transmit enable (direction controlled by USCI) USCI_B1 clock input/output (direction controlled by USCI)				
P4.4/P4MAP4	PM_UCA1TXD/PM_UCA1SIMO	USCI_A1 UART TXD (Direction controlled by USCI - output) USCI_A1 SPI slave in master out (direction controlled by USCI)				
P4.5/P4MAP5	PM_UCA1RXD/PM_UCA1SOMI	USCI_A1 UART RXD (Direction controlled by USCI - input) USCI_A1 SPI slave out master in (direction controlled by USCI)				
P4.6/P4MAP6	PM_NONE	None DVSS				
P4.7/P4MAP7 ⁽¹⁾	PM_NONE	None	DVSS			

⁽¹⁾ Not available on all devices

6.9.3 Oscillator and System Clock (Link to User's Guide)

The clock system in the MSP430F524x, MSP430F523x family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode only—XT1 HF mode is not supported), an internal very low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency-locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the selected FLL reference frequency. The internal DCO provides a fast turnon clock source and stabilizes in 3.5 µs (typical). The UCS module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal (XT1), a high-frequency crystal (XT2), the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.



6.9.4 Power-Management Module (PMM) (Link to User's Guide)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS and SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM) (the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

6.9.5 Hardware Multiplier (MPY) (Link to User's Guide)

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.

6.9.6 Real-Time Clock (RTC_A) (Link to User's Guide)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

6.9.7 Watchdog Timer (WDT_A) (Link to User's Guide)

The primary function of the watchdog timer (WDT_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.



6.9.8 System Module (SYS) (Link to User's Guide)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.

Table 6-8. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	ADDRESS	INTERRUPT EVENT	VALUE	PRIORITY
SYSRSTIV, System Reset	019Eh	No interrupt pending	00h	
		Brownout (BOR)	02h	Highest
		RST/NMI (BOR)	04h	
		PMMSWBOR (BOR)	06h	
		Wakeup from LPMx.5	08h	
		Security violation (BOR)	0Ah	
		SVSL (POR)	0Ch	
		SVSH (POR)	0Eh	
		SVML_OVP (POR)	10h	
		SVMH_OVP (POR)	12h	
		PMMSWPOR (POR)	14h	
		WDT time-out (PUC)	16h	
		WDT password violation (PUC)	18h	
		KEYV flash password violation (PUC)	1Ah	
		Reserved	1Ch	
		Peripheral area fetch (PUC)	1Eh	
		PMM password violation (PUC)	20h	
		Reserved	22h to 3Eh	Lowest
SYSSNIV, System NMI	019Ch	No interrupt pending	00h	
		SVMLIFG	02h	Highest
		SVMHIFG	04h	
		SVSMLDLYIFG	06h	
		SVSMHDLYIFG	08h	
		VMAIFG	0Ah	
		JMBINIFG	0Ch	
		JMBOUTIFG	0Eh	
		SVMLVLRIFG	10h	
		SVMHVLRIFG	12h	
		Reserved	14h to 1Eh	Lowest
SYSUNIV, User NMI	019Ah	No interrupt pending	00h	
		NMIIFG	02h	Highest
		OFIFG	04h	
		OFIFG ACCVIFG	04h 06h	



6.9.9 DMA Controller (Link to User's Guide)

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC10_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

Table 6-9. DMA Trigger Assignments⁽¹⁾

TDIOOED	CHANNEL						
TRIGGER	0	1	2				
0	DMAREQ	DMAREQ	DMAREQ				
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG				
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG				
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG				
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG				
5	TA2CCR0 CCIFG	TA2CCR0 CCIFG	TA2CCR0 CCIFG				
6	TA2CCR2 CCIFG	TA2CCR2 CCIFG	TA2CCR2 CCIFG				
7	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG				
8	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG				
9	Reserved	Reserved	Reserved				
10	Reserved	Reserved	Reserved				
11	Reserved	Reserved	Reserved				
12	Reserved	Reserved	Reserved				
13	Reserved	Reserved	Reserved				
14	Reserved	Reserved	Reserved				
15	Reserved	Reserved	Reserved				
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG				
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG				
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG				
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG				
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG				
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG				
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG				
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG				
24	ADC10IFG0 ⁽²⁾	ADC10IFG0 ⁽²⁾	ADC10IFG0 ⁽²⁾				
25	Reserved	Reserved	Reserved				
26	Reserved	Reserved	Reserved				
27	Reserved	Reserved	Reserved				
28	Reserved	Reserved	Reserved				
29	MPY ready	MPY ready	MPY ready				
30	DMA2IFG	DMA0IFG	DMA1IFG				
31	DMAE0	DMAE0	DMAE0				

⁽¹⁾ If a reserved trigger source is selected, no trigger is generated.

⁽²⁾ Only on devices with ADC. Reserved on devices without ADC.



6.9.10 Universal Serial Communication Interface (USCI) (Links to User's Guide: UART Mode, SPI Mode, FC Mode)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.

The USCI_Bn module provides support for SPI (3 pin or 4 pin) or I²C.

The MSP430F524x and MSP430F523x series include two complete USCI modules (n = 0, 1).

6.9.11 TAO (Link to User's Guide)

TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple captures and compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-10. TA0 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER
RGC, ZQE	RGZ	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, ZQE	RGZ
18, H2-P1.0	13-P1.0	TA0CLK	TACLK					
		ACLK (internal)	ACLK	Timer	NA	NA		
		SMCLK (internal)	SMCLK	rimer	IVA			
18, H2-P1.0	13-P1.0	TA0CLK	TACLK					
19, H3-P1.1	14-P1.1	TA0.0	CCI0A				19, H3-P1.1	14-P1.1
		DV _{SS}	CCI0B	CCR0	TA0	TA0.0		
		DV _{SS}	GND	CCRU	TAU	1 AU.U		
		DV _{CC}	V _{CC}					
20, J3-P1.2	15-P1.2	TA0.1	CCI1A				20, J3-P1.2	15-P1.2
		CBOUT (internal)	CCI1B	CCR1	TA1	TA0.1	ADC10 (internal) ADC10SHSx = {1}	ADC10 (internal) ADC10SHSx = {1}
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
21, G4-P1.3	16-P1.3	TA0.2	CCI2A				21, G4-P1.3	16-P1.3
		ACLK (internal)	CCI2B	CCR2	TA2	TA0.2		
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
22, H4-P1.4	17-P1.4	TA0.3	CCI3A				22, H4-P1.4	17-P1.4
		DV _{SS}	CCI3B	CCR3	TA3	TA0.3		
		DV _{SS}	GND	CONS	173	170.5		
		DV _{CC}	V _{CC}					
23, J4-P1.5	18-P1.5	TA0.4	CCI4A				23, J4-P1.5	18-P1.5
		DV _{SS}	CCI4B	CCR4	TA4	TA0.4		
		DV _{SS}	GND	CONT	174	170.4		
		DV _{CC}	V _{CC}					



6.9.12 TA1 (Link to User's Guide)

TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. It can support multiple captures and compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-11. TA1 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER
RGC, ZQE	RGZ	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, ZQE	RGZ
24, G5-P1.6	19-P1.6	TA1CLK	TACLK					
		ACLK (internal)	ACLK	Timer	T	NA		
		SMCLK (internal)	SMCLK	rimer	NA	INA		
24, G5-P1.6	19-P1.6	TA1CLK	TACLK					
25, H5-P1.7	20-P1.7	TA1.0	CCI0A			TA1.0	25, H5-P1.7	20-P1.7
		DV _{SS}	CCI0B	CCDO	TA0			
		DV _{SS}	GND	CCR0	TA0			
		DV _{CC}	V _{CC}					
26, J5-P2.0		TA1.1	CCI1A				26, J5-P2.0	
		CBOUT (internal)	CCI1B	CCR1	TA1	TA1.1		
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					
27, G6-P2.1		TA1.2	CCI2A				27, G6-P2.1	
		ACLK (internal)	CCI2B	CCR2	TA2	TA1.2		
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					



6.9.13 TA2 (Link to User's Guide)

TA2 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. It can support multiple captures and compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-12. TA2 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	NUMBER
RGC, ZQE	RGZ	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, ZQE	RGZ
28, J6-P2.2		TA2CLK	TACLK					
		ACLK (internal)	ACLK	Timer	NA	NA		
		SMCLK (internal)	SMCLK	rimer	NA	INA		
28, J6-P2.2		TA2CLK	TACLK					
29, H6-P2.3		TA2.0	CCI0A				29, H6-P2.3	
		DV_SS	CCI0B	CCR0	TA0	TA2.0		
		DV_SS	GND	CCRU	TAU	TA2.0		
		DV_CC	V _{CC}					
30, J7-P2.4		TA2.1	CCI1A				30, J7-P2.4	
		CBOUT (internal)	CCI1B	CCR1	TA1	TA2.1		
		DV _{SS}	GND					
		DV_CC	V _{CC}					
31, J8-P2.5		TA2.2	CCI2A				31, J8-P2.5	
		ACLK (internal)	CCI2B	CCR2	TA2	TA2.2		
		DV _{SS}	GND					
		DV _{CC}	V _{CC}					



6.9.14 TB0 (Link to User's Guide)

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers. It can support multiple captures and compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6-13. TB0 Signal Connections

INPUT PIN NUMBER		DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER			
RGC, ZQE	RGZ	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	RGC, ZQE	RGZ			
(1)	(1)	TB0CLK	TBCLK								
		ACLK (internal)	ACLK	Timor	NA	NA					
		SMCLK (internal)	SMCLK	Timer	INA	NA					
(1)	(1)	TB0CLK	TBCLK								
49, B8(9)- P7.0 ⁽¹⁾	(1)	TB0.0	CCI0A				49, B8(9)-P7.0 ⁽¹⁾	(1)			
49, B8(9)- P7.0 ⁽¹⁾	(1)	TB0.0	CCI0B	CCR0	TB0	TB0 TB0.0	ADC10 (internal) ADC10SHSx = {2}	ADC10 (internal) ADC10SHSx = {2}			
		DV _{SS}	GND								
		DV _{CC}	V _{CC}								
50, A9- P7.1 ⁽¹⁾	(1)	TB0.1	CCI1A				50, A9-P7.1 ⁽¹⁾	(1)			
		CBOUT (internal)	CCI1B	CCR1 TB1	CCR1	CCR1	TB0.1	ADC10 (internal) ADC10SHSx = {3}	ADC10 (internal) ADC10SHSx = {3}		
		DV _{SS}	GND	1							
		DV _{CC}	V _{CC}								
51, B7- P7.2 ⁽¹⁾	(1)	TB0.2	CCI2A				51, B7-P7.2 ⁽¹⁾	(1)			
51, B7- P7.2 ⁽¹⁾	(1)	TB0.2	CCI2B	CCR2	TB2	TB0.2					
		DV _{SS}	GND								
		DV _{CC}	V _{CC}								
52, A8- P7.3 ⁽¹⁾	(1)	TB0.3	CCI3A				52, A8-P7.3 ⁽¹⁾	(1)			
52, A8- P7.3 ⁽¹⁾	(1)	TB0.3	ССІЗВ	CCR3	ТВ3	TB0.3					
		DV _{SS}	GND								
		DV _{CC}	V _{CC}								
53, A7- P7.4 ⁽¹⁾	(1)	TB0.4	CCI4A				53, A7-P7.4 ⁽¹⁾	(1)			
53, A7- P7.4 ⁽¹⁾	(1)	TB0.4	CCI4B	CCR4	TB4	TB4	TB4	TB4 TB0.4	TB0.4		
		DV _{SS}	GND								
		DV _{CC}	V _{CC}								
54, A6- P7.5 ⁽¹⁾	(1)	TB0.5	CCI5A				54, A6-P7.5 ⁽¹⁾	(1)			
54, A6- P7.5 ⁽¹⁾	(1)	TB0.5	CCI5B	CCR5	TB5	TB0.5					
		DV _{SS}	GND								
		DV _{CC}	V _{CC}								

Timer functions are available through the port mapping controller. (1)



Table 6-13. TB0 Signal Connections (continued)

INPUT PIN NUMBER		DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PIN NUMBER			
RGC, ZQE	RGZ	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OHIPHI	OUTPUT SIGNAL	RGC, ZQE	RGZ		
(1)	(1)	TB0.6	CCI6A	CCR6			(1)	(1)		
		ACLK (internal)	CCI6B		CCR6	CCR6	TB6	TB0.6		
		DV _{SS}	GND							
		DV _{CC}	V _{CC}							

6.9.15 Comparator_B (Link to User's Guide)

The primary function of the Comparator_B module is to support precision slope analog-to-digital conversions, battery voltage supervision, and monitoring of external analog signals.

6.9.16 ADC10_A (Link to User's Guide)

The ADC10_A module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and a conversion result buffer. A window comparator with a lower and upper limit allows CPU independent result monitoring with three window comparator interrupt flags.

6.9.17 CRC16 (Link to User's Guide)

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

6.9.18 REF Voltage Reference (Link to User's Guide)

The reference module (REF) is responsible for generation of all critical reference voltages that can be used by the various analog peripherals in the device.

6.9.19 Embedded Emulation Module (EEM) (S Version) (Link to User's Guide)

The Embedded Emulation Module (EEM) supports real-time in-system debugging. The S version of the EEM implemented on all devices has the following features:

- Three hardware triggers or breakpoints on memory access
- One hardware trigger or breakpoint on CPU register write access
- · Up to four hardware triggers can be combined to form complex triggers or breakpoints
- One cycle counter
- Clock control on module level



6.9.20 Peripheral File Map

Table 6-14. Peripherals

MODULE NAME	BASE ADDRESS	OFFSET ADDRESS RANGE
Special Functions (see Table 6-15)	0100h	000h-01Fh
PMM (see Table 6-16)	0120h	000h-010h
Flash Control (see Table 6-17)	0140h	000h-00Fh
CRC16 (see Table 6-18)	0150h	000h-007h
RAM Control (see Table 6-19)	0158h	000h-001h
Watchdog (see Table 6-20)	015Ch	000h-001h
UCS (see Table 6-21)	0160h	000h-01Fh
SYS (see Table 6-22)	0180h	000h-01Fh
Shared Reference (see Table 6-23)	01B0h	000h-001h
Port Mapping Control (see Table 6-24)	01C0h	000h-002h
Port Mapping Port P4 (see Table 6-24)	01E0h	000h-007h
Port P1, P2 (see Table 6-25)	0200h	000h-01Fh
Port P3, P4 (see Table 6-26)	0220h	000h-00Bh
Port P5, P6 (see Table 6-27)	0240h	000h-00Bh
Port P7 (see Table 6-28)	0260h	000h-00Bh
Port PJ (see Table 6-29)	0320h	000h-01Fh
TA0 (see Table 6-30)	0340h	000h-02Eh
TA1 (see Table 6-31)	0380h	000h-02Eh
TB0 (see Table 6-32)	03C0h	000h-02Eh
TA2 (see Table 6-33)	0400h	000h-02Eh
Real-Time Clock (RTC_A) (see Table 6-34)	04A0h	000h-01Bh
32-Bit Hardware Multiplier (see Table 6-35)	04C0h	000h-02Fh
DMA General Control (see Table 6-36)	0500h	000h-00Fh
DMA Channel 0 (see Table 6-36)	0510h	000h-00Ah
DMA Channel 1 (see Table 6-36)	0520h	000h-00Ah
DMA Channel 2 (see Table 6-36)	0530h	000h-00Ah
USCI_A0 (see Table 6-37)	05C0h	000h-01Fh
USCI_B0 (see Table 6-38)	05E0h	000h-01Fh
USCI_A1 (see Table 6-39)	0600h	000h-01Fh
USCI_B1 (see Table 6-40)	0620h	000h-01Fh
ADC10_A (see Table 6-41)	0740h	000h-01Fh
Comparator_B (see Table 6-42)	08C0h	000h-00Fh



Table 6-15. Special Function Registers (Base Address: 0100h)

REGISTER DESCRIPTION	REGISTER	OFFSET
SFR interrupt enable	SFRIE1	00h
SFR interrupt flag	SFRIFG1	02h
SFR reset pin control	SFRRPCR	04h

Table 6-16. PMM Registers (Base Address: 0120h)

REGISTER DESCRIPTION	REGISTER	OFFSET
PMM Control 0	PMMCTL0	00h
PMM control 1	PMMCTL1	02h
SVS high side control	SVSMHCTL	04h
SVS low side control	SVSMLCTL	06h
PMM interrupt flags	PMMIFG	0Ch
PMM interrupt enable	PMMIE	0Eh
PMM power mode 5 control	PM5CTL0	10h

Table 6-17. Flash Control Registers (Base Address: 0140h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Flash control 1	FCTL1	00h
Flash control 3	FCTL3	04h
Flash control 4	FCTL4	06h

Table 6-18. CRC16 Registers (Base Address: 0150h)

REGISTER DESCRIPTION	REGISTER	OFFSET
CRC data input	CRC16DI	00h
CRC data input reverse byte	CRCDIRB	02h
CRC initialization and result	CRCINIRES	04h
CRC result reverse byte	CRCRESR	06h

Table 6-19. RAM Control Registers (Base Address: 0158h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RAM control 0	RCCTL0	00h

Table 6-20. Watchdog Registers (Base Address: 015Ch)

REGISTER DESCRIPTION	REGISTER	OFFSET
Watchdog timer control	WDTCTL	00h



Table 6-21. UCS Registers (Base Address: 0160h)

REGISTER DESCRIPTION	REGISTER	OFFSET
UCS control 0	UCSCTL0	00h
UCS control 1	UCSCTL1	02h
UCS control 2	UCSCTL2	04h
UCS control 3	UCSCTL3	06h
UCS control 4	UCSCTL4	08h
UCS control 5	UCSCTL5	0Ah
UCS control 6	UCSCTL6	0Ch
UCS control 7	UCSCTL7	0Eh
UCS control 8	UCSCTL8	10h
UCS control 9	UCSCTL9	12h

Table 6-22. SYS Registers (Base Address: 0180h)

REGISTER DESCRIPTION	REGISTER	OFFSET
System control	SYSCTL	00h
Bootstrap loader configuration area	SYSBSLC	02h
JTAG mailbox control	SYSJMBC	06h
JTAG mailbox input 0	SYSJMBI0	08h
JTAG mailbox input 1	SYSJMBI1	0Ah
JTAG mailbox output 0	SYSJMBO0	0Ch
JTAG mailbox output 1	SYSJMBO1	0Eh
User NMI vector generator	SYSUNIV	1Ah
System NMI vector generator	SYSSNIV	1Ch
Reset vector generator	SYSRSTIV	1Eh

Table 6-23. Shared Reference Registers (Base Address: 01B0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Shared reference control	REFCTL	00h

Table 6-24. Port Mapping Registers (Base Address of Port Mapping Control: 01C0h, Port P4: 01E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port mapping key/ID register	PMAPKEYID	00h
Port mapping control register	PMAPCTL	02h
Port P4.0 mapping register	P4MAP0	00h
Port P4.1 mapping register	P4MAP1	01h
Port P4.2 mapping register	P4MAP2	02h
Port P4.3 mapping register	P4MAP3	03h
Port P4.4 mapping register	P4MAP4	04h
Port P4.5 mapping register	P4MAP5	05h
Port P4.6 mapping register	P4MAP6	06h
Port P4.7 mapping register	P4MAP7	07h



Table 6-25. Port P1, P2 Registers (Base Address: 0200h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P1 input	P1IN	00h
Port P1 output	P1OUT	02h
Port P1 direction	P1DIR	04h
Port P1 pullup/pulldown enable	P1REN	06h
Port P1 drive strength	P1DS	08h
Port P1 selection	P1SEL	0Ah
Port P1 interrupt vector word	P1IV	0Eh
Port P1 interrupt edge select	P1IES	18h
Port P1 interrupt enable	P1IE	1Ah
Port P1 interrupt flag	P1IFG	1Ch
Port P2 input	P2IN	01h
Port P2 output	P2OUT	03h
Port P2 direction	P2DIR	05h
Port P2 pullup/pulldown enable	P2REN	07h
Port P2 drive strength	P2DS	09h
Port P2 selection	P2SEL	0Bh
Port P2 interrupt vector word	P2IV	1Eh
Port P2 interrupt edge select	P2IES	19h
Port P2 interrupt enable	P2IE	1Bh
Port P2 interrupt flag	P2IFG	1Dh

Table 6-26. Port P3, P4 Registers (Base Address: 0220h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P3 input	P3IN	00h
Port P3 output	P3OUT	02h
Port P3 direction	P3DIR	04h
Port P3 pullup/pulldown enable	P3REN	06h
Port P3 drive strength	P3DS	08h
Port P3 selection	P3SEL	0Ah
Port P4 input	P4IN	01h
Port P4 output	P4OUT	03h
Port P4 direction	P4DIR	05h
Port P4 pullup/pulldown enable	P4REN	07h
Port P4 drive strength	P4DS	09h
Port P4 selection	P4SEL	0Bh



Table 6-27. Port P5, P6 Registers (Base Address: 0240h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P5 input	P5IN	00h
Port P5 output	P5OUT	02h
Port P5 direction	P5DIR	04h
Port P5 pullup/pulldown enable	P5REN	06h
Port P5 drive strength	P5DS	08h
Port P5 selection	P5SEL	0Ah
Port P6 input	P6IN	01h
Port P6 output	P6OUT	03h
Port P6 direction	P6DIR	05h
Port P6 pullup/pulldown enable	P6REN	07h
Port P6 drive strength	P6DS	09h
Port P6 selection	P6SEL	0Bh

Table 6-28. Port P7 Registers (Base Address: 0260h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port P7 input	P7IN	00h
Port P7 output	P7OUT	02h
Port P7 direction	P7DIR	04h
Port P7 pullup/pulldown enable	P7REN	06h
Port P7 drive strength	P7DS	08h
Port P7 selection	P7SEL	0Ah

Table 6-29. Port J Registers (Base Address: 0320h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Port PJ input	PJIN	00h
Port PJ output	PJOUT	02h
Port PJ direction	PJDIR	04h
Port PJ pullup/pulldown enable	PJREN	06h
Port PJ drive strength	PJDS	08h

Table 6-30. TA0 Registers (Base Address: 0340h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA0 control	TA0CTL	00h
Capture/compare control 0	TA0CCTL0	02h
Capture/compare control 1	TA0CCTL1	04h
Capture/compare control 2	TA0CCTL2	06h
Capture/compare control 3	TA0CCTL3	08h
Capture/compare control 4	TA0CCTL4	0Ah
TA0 counter register	TA0R	10h
Capture/compare register 0	TA0CCR0	12h
Capture/compare register 1	TA0CCR1	14h
Capture/compare register 2	TA0CCR2	16h
Capture/compare register 3	TA0CCR3	18h
Capture/compare register 4	TA0CCR4	1Ah
TA0 expansion register 0	TA0EX0	20h
TA0 interrupt vector	TAOIV	2Eh



Table 6-31. TA1 Registers (Base Address: 0380h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA1 control	TA1CTL	00h
Capture/compare control 0	TA1CCTL0	02h
Capture/compare control 1	TA1CCTL1	04h
Capture/compare control 2	TA1CCTL2	06h
TA1 counter register	TA1R	10h
Capture/compare register 0	TA1CCR0	12h
Capture/compare register 1	TA1CCR1	14h
Capture/compare register 2	TA1CCR2	16h
TA1 expansion register 0	TA1EX0	20h
TA1 interrupt vector	TA1IV	2Eh

Table 6-32. TB0 Registers (Base Address: 03C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TB0 control	TB0CTL	00h
Capture/compare control 0	TB0CCTL0	02h
Capture/compare control 1	TB0CCTL1	04h
Capture/compare control 2	TB0CCTL2	06h
Capture/compare control 3	TB0CCTL3	08h
Capture/compare control 4	TB0CCTL4	0Ah
Capture/compare control 5	TB0CCTL5	0Ch
Capture/compare control 6	TB0CCTL6	0Eh
TB0 register	TB0R	10h
Capture/compare register 0	TB0CCR0	12h
Capture/compare register 1	TB0CCR1	14h
Capture/compare register 2	TB0CCR2	16h
Capture/compare register 3	TB0CCR3	18h
Capture/compare register 4	TB0CCR4	1Ah
Capture/compare register 5	TB0CCR5	1Ch
Capture/compare register 6	TB0CCR6	1Eh
TB0 expansion register 0	TB0EX0	20h
TB0 interrupt vector	TB0IV	2Eh

Table 6-33. TA2 Registers (Base Address: 0400h)

REGISTER DESCRIPTION	REGISTER	OFFSET
TA2 control	TA2CTL	00h
Capture/compare control 0	TA2CCTL0	02h
Capture/compare control 1	TA2CCTL1	04h
Capture/compare control 2	TA2CCTL2	06h
TA2 counter register	TA2R	10h
Capture/compare register 0	TA2CCR0	12h
Capture/compare register 1	TA2CCR1	14h
Capture/compare register 2	TA2CCR2	16h
TA2 expansion register 0	TA2EX0	20h
TA2 interrupt vector	TA2IV	2Eh



Table 6-34. Real-Time Clock Registers (Base Address: 04A0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
RTC control 0	RTCCTL0	00h
RTC control 1	RTCCTL1	01h
RTC control 2	RTCCTL2	02h
RTC control 3	RTCCTL3	03h
RTC prescaler 0 control	RTCPS0CTL	08h
RTC prescaler 1 control	RTCPS1CTL	0Ah
RTC prescaler 0	RTCPS0	0Ch
RTC prescaler 1	RTCPS1	0Dh
RTC interrupt vector word	RTCIV	0Eh
RTC seconds/counter register 1	RTCSEC/RTCNT1	10h
RTC minutes/counter register 2	RTCMIN/RTCNT2	11h
RTC hours/counter register 3	RTCHOUR/RTCNT3	12h
RTC day of week/counter register 4	RTCDOW/RTCNT4	13h
RTC days	RTCDAY	14h
RTC month	RTCMON	15h
RTC year low	RTCYEARL	16h
RTC year high	RTCYEARH	17h
RTC alarm minutes	RTCAMIN	18h
RTC alarm hours	RTCAHOUR	19h
RTC alarm day of week	RTCADOW	1Ah
RTC alarm days	RTCADAY	1Bh

Table 6-35. 32-Bit Hardware Multiplier Registers (Base Address: 04C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
16-bit operand 1 – multiply	MPY	00h
16-bit operand 1 – signed multiply	MPYS	02h
16-bit operand 1 – multiply accumulate	MAC	04h
16-bit operand 1 – signed multiply accumulate	MACS	06h
16-bit operand 2	OP2	08h
16 x 16 result low word	RESLO	0Ah
16 x 16 result high word	RESHI	0Ch
16 x 16 sum extension register	SUMEXT	0Eh
32-bit operand 1 – multiply low word	MPY32L	10h
32-bit operand 1 – multiply high word	MPY32H	12h
32-bit operand 1 – signed multiply low word	MPYS32L	14h
32-bit operand 1 – signed multiply high word	MPYS32H	16h
32-bit operand 1 – multiply accumulate low word	MAC32L	18h
32-bit operand 1 – multiply accumulate high word	MAC32H	1Ah
32-bit operand 1 – signed multiply accumulate low word	MACS32L	1Ch
32-bit operand 1 – signed multiply accumulate high word	MACS32H	1Eh
32-bit operand 2 – low word	OP2L	20h
32-bit operand 2 – high word	OP2H	22h
32 × 32 result 0 – least significant word	RES0	24h
32 × 32 result 1	RES1	26h
32 × 32 result 2	RES2	28h
32 × 32 result 3 – most significant word	RES3	2Ah
MPY32 control register 0	MPY32CTL0	2Ch



Table 6-36. DMA Registers (Base Address DMA General Control: 0500h, DMA Channel 0: 0510h, DMA Channel 1: 0520h, DMA Channel 2: 0530h)

REGISTER DESCRIPTION	REGISTER	OFFSET
DMA channel 0 control	DMA0CTL	00h
DMA channel 0 source address low	DMA0SAL	02h
DMA channel 0 source address high	DMA0SAH	04h
DMA channel 0 destination address low	DMA0DAL	06h
DMA channel 0 destination address high	DMA0DAH	08h
DMA channel 0 transfer size	DMA0SZ	0Ah
DMA channel 1 control	DMA1CTL	00h
DMA channel 1 source address low	DMA1SAL	02h
DMA channel 1 source address high	DMA1SAH	04h
DMA channel 1 destination address low	DMA1DAL	06h
DMA channel 1 destination address high	DMA1DAH	08h
DMA channel 1 transfer size	DMA1SZ	0Ah
DMA channel 2 control	DMA2CTL	00h
DMA channel 2 source address low	DMA2SAL	02h
DMA channel 2 source address high	DMA2SAH	04h
DMA channel 2 destination address low	DMA2DAL	06h
DMA channel 2 destination address high	DMA2DAH	08h
DMA channel 2 transfer size	DMA2SZ	0Ah
DMA module control 0	DMACTL0	00h
DMA module control 1	DMACTL1	02h
DMA module control 2	DMACTL2	04h
DMA module control 3	DMACTL3	06h
DMA module control 4	DMACTL4	08h
DMA interrupt vector	DMAIV	0Eh

Table 6-37. USCI_A0 Registers (Base Address: 05C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA0CTL1	00h
USCI control 0	UCA0CTL0	01h
USCI baud rate 0	UCA0BR0	06h
USCI baud rate 1	UCA0BR1	07h
USCI modulation control	UCA0MCTL	08h
USCI status	UCA0STAT	0Ah
USCI receive buffer	UCA0RXBUF	0Ch
USCI transmit buffer	UCA0TXBUF	0Eh
USCI LIN control	UCA0ABCTL	10h
USCI IrDA transmit control	UCA0IRTCTL	12h
USCI IrDA receive control	UCA0IRRCTL	13h
USCI interrupt enable	UCA0IE	1Ch
USCI interrupt flags	UCA0IFG	1Dh
USCI interrupt vector word	UCA0IV	1Eh



Table 6-38. USCI_B0 Registers (Base Address: 05E0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB0CTL1	00h
USCI synchronous control 0	UCB0CTL0	01h
USCI synchronous bit rate 0	UCB0BR0	06h
USCI synchronous bit rate 1	UCB0BR1	07h
USCI synchronous status	UCB0STAT	0Ah
USCI synchronous receive buffer	UCB0RXBUF	0Ch
USCI synchronous transmit buffer	UCB0TXBUF	0Eh
USCI I2C own address	UCB0I2COA	10h
USCI I2C slave address	UCB0I2CSA	12h
USCI interrupt enable	UCB0IE	1Ch
USCI interrupt flags	UCB0IFG	1Dh
USCI interrupt vector word	UCB0IV	1Eh

Table 6-39. USCI_A1 Registers (Base Address: 0600h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI control 1	UCA1CTL1	00h
USCI control 0	UCA1CTL0	01h
USCI baud rate 0	UCA1BR0	06h
USCI baud rate 1	UCA1BR1	07h
USCI modulation control	UCA1MCTL	08h
USCI status	UCA1STAT	0Ah
USCI receive buffer	UCA1RXBUF	0Ch
USCI transmit buffer	UCA1TXBUF	0Eh
USCI LIN control	UCA1ABCTL	10h
USCI IrDA transmit control	UCA1IRTCTL	12h
USCI IrDA receive control	UCA1IRRCTL	13h
USCI interrupt enable	UCA1IE	1Ch
USCI interrupt flags	UCA1IFG	1Dh
USCI interrupt vector word	UCA1IV	1Eh

Table 6-40. USCI_B1 Registers (Base Address: 0620h)

REGISTER DESCRIPTION	REGISTER	OFFSET
USCI synchronous control 1	UCB1CTL1	00h
USCI synchronous control 0	UCB1CTL0	01h
USCI synchronous bit rate 0	UCB1BR0	06h
USCI synchronous bit rate 1	UCB1BR1	07h
USCI synchronous status	UCB1STAT	0Ah
USCI synchronous receive buffer	UCB1RXBUF	0Ch
USCI synchronous transmit buffer	UCB1TXBUF	0Eh
USCI I2C own address	UCB1I2COA	10h
USCI I2C slave address	UCB1I2CSA	12h
USCI interrupt enable	UCB1IE	1Ch
USCI interrupt flags	UCB1IFG	1Dh
USCI interrupt vector word	UCB1IV	1Eh



Table 6-41. ADC10_A Registers (Base Address: 0740h)

REGISTER DESCRIPTION	REGISTER	OFFSET
ADC10_A Control register 0	ADC10CTL0	00h
ADC10_A Control register 1	ADC10CTL1	02h
ADC10_A Control register 2	ADC10CTL2	04h
ADC10_A Window Comparator Low Threshold	ADC10LO	06h
ADC10_A Window Comparator High Threshold	ADC10HI	08h
ADC10_A Memory Control Register 0	ADC10MCTL0	0Ah
ADC10_A Conversion Memory Register	ADC10MEM0	12h
ADC10_A Interrupt Enable	ADC10IE	1Ah
ADC10_A Interrupt Flags	ADC10IGH	1Ch
ADC10_A Interrupt Vector Word	ADC10IV	1Eh

Table 6-42. Comparator_B Registers (Base Address: 08C0h)

REGISTER DESCRIPTION	REGISTER	OFFSET
Comp_B control register 0	CBCTL0	00h
Comp_B control register 1	CBCTL1	02h
Comp_B control register 2	CBCTL2	04h
Comp_B control register 3	CBCTL3	06h
Comp_B interrupt register	CBINT	0Ch
Comp_B interrupt vector word	CBIV	0Eh



6.10 Input/Output Schematics

6.10.1 Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger






Table 6-43. Port P1 (P1.0 to P1.7) Pin Functions

			CONTROL BITS	S OR SIGNALS
PIN NAME (P1.x)	X	FUNCTION	P1DIR.x	P1SEL.x
P1.0/TA0CLK/ACLK	0	P1.0 (I/O)	I: 0; O: 1	0
		TAOCLK	0	1
		ACLK	1	1
P1.1/TA0.0	1	P1.1 (I/O)	I: 0; O: 1	0
		TA0.CCI0A	0	1
		TA0.0	1	1
P1.2/TA0.1	2	P1.2 (I/O)	I: 0; O: 1	0
		TA0.CCI1A	0	1
		TA0.1	1	1
P1.3/TA0.2	3	P1.3 (I/O)	I: 0; O: 1	0
		TA0.CCI2A	0	1
		TA0.2	1	1
P1.4/TA0.3	4	P1.4 (I/O)	I: 0; O: 1	0
		TA0.CCI3A	0	1
		TA0.3	1	1
P1.5/TA0.4	5	P1.5 (I/O)	I: 0; O: 1	0
		TA0.CCI4A	0	1
		TA0.4	1	1
P1.6/TA1CLK/CBOUT	6	P1.6 (I/O)	I: 0; O: 1	0
		TA1CLK	0	1
		CBOUT comparator B	1	1
P1.7/TA1.0	7	P1.7 (I/O)	I: 0; O: 1	0
		TA1.CCI0A	0	1
		TA1.0	1	1



6.10.2 Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger






Table 6-44. Port P2 (P2.0 to P2.7) Pin Functions

DINI NIAME (DO)		FUNCTION	CONTROL BITS	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P2.x)	X	FUNCTION	P2DIR.x	P2SEL.x		
P2.0/TA1.1 ⁽²⁾	0	P2.0 (I/O)	I: 0; O: 1	0		
		TA1.CCI1A	0	1		
		TA1.1	1	1		
P2.1/TA1.2 ⁽²⁾	1	P2.1 (I/O)	I: 0; O: 1	0		
		TA1.CCI2A	0	1		
		TA1.2	1	1		
P2.2/TA2CLK/SMCLK ⁽²⁾	2	P2.2 (I/O)	I: 0; O: 1	0		
		TA2CLK	0	1		
		SMCLK	1	1		
P2.3/TA2.0 ⁽²⁾	3	P2.3 (I/O)	I: 0; O: 1	0		
		TA2.CCI0A	0	1		
		TA2.0	1	1		
P2.4/TA2.1 (2)	4	P2.4 (I/O)	I: 0; O: 1	0		
		TA2.CCI1A	0	1		
		TA2.1	1	1		
P2.5/TA2.2 ⁽²⁾	5	P2.5 (I/O)	I: 0; O: 1	0		
		TA2.CCI2A	0	1		
		TA2.2	1	1		
P2.6/RTCCLK/DMAE0 ⁽²⁾	6	P2.6 (I/O)	I: 0; O: 1	0		
		DMAE0	0	1		
		RTCCLK	1	1		
P2.7/UCB0STE/UCA0CLK	7	P2.7 (I/O)	l: 0; O: 1	0		
		UCB0STE/UCA0CLK(3) (4)	X	1		

X = Don't care

Not available on RGZ packages.

The pin direction is controlled by the USCI module.

UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output, USCI B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



6.10.3 Port P3, P3.0 to P3.4, Input/Output With Schmitt Trigger




Table 6-45. Port P3 (P3.0 to P3.4) Pin Functions

DINI NAME (D2 v)		FUNCTION	CONTROL BITS	CONTROL BITS OR SIGNALS ⁽¹⁾		
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x		
P3.0/UCB0SIMO/UCB0SDA	0	P3.0 (I/O)	I: 0; O: 1	0		
		UCB0SIMO/UCB0SDA (2) (3)	Х	1		
P3.1/UCB0SOMI/UCB0SCL	1	P3.1 (I/O)	I: 0; O: 1	0		
		UCB0SOMI/UCB0SCL ⁽²⁾ (3)	Х	1		
P3.2/UCB0CLK/UCA0STE	2	P3.2 (I/O)	I: 0; O: 1	0		
		UCB0CLK/UCA0STE (2) (4)	Х	1		
P3.3/UCA0TXD/UCA0SIMO	3	P3.3 (I/O)	I: 0; O: 1	0		
		UCA0TXD/UCA0SIMO(2)	Х	1		
P3.4/UCA0RXD/UCA0SOMI	4	P3.4 (I/O)	I: 0; O: 1	0		
		UCA0RXD/UCA0SOMI(2)	Х	1		

⁽¹⁾ X = Don't care

²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ If the I²C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁴⁾ UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI_A0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



6.10.4 Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger




Table 6-46. Port P4 (P4.0 to P4.7) Pin Functions

DIN NAME (D4)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS			
PIN NAME (P4.x)	X	FUNCTION	P4DIR.x ⁽¹⁾	P4SEL.x	P4MAPx		
P4.0/P4MAP0	0	P4.0 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.1/P4MAP1	1	P4.1 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.2/P4MAP2	2	P4.2 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.3/P4MAP3	3	P4.3 (I/O)	I: 0; O: 1	0	X		
		Mapped secondary digital function	X	1	≤ 30		
P4.4/P4MAP4	4	P4.4 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.5/P4MAP5	5	P4.5 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.6/P4MAP6	6	P4.6 (I/O)	I: 0; O: 1	0	Х		
		Mapped secondary digital function	X	1	≤ 30		
P4.7/P4MAP7 ⁽²⁾	7	P4.7 (I/O)	I: 0; O: 1	0	X		
		Mapped secondary digital function	X	1	≤ 30		

⁽¹⁾ The direction of some mapped secondary functions are controlled directly by the module. See Table 6-6 for specific direction control information of mapped secondary functions.

Not available on RGZ packages.



6.10.5 Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger




Table 6-47. Port P5 (P5.0 and P5.1) Pin Functions

DINI NI AME (DE)	_	FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾			
PIN NAME (P5.x)		FUNCTION	P5DIR.x	P5SEL.x	REFOUT ⁽²⁾	
P5.0/A8/VeREF+	0	P5.0 (I/O) ⁽³⁾	I: 0; O: 1	0	Х	
		A8/VeREF+ ⁽⁴⁾	X	1	0	
P5.1/A9/VeREF-	1	P5.1 (I/O) ⁽³⁾	I: 0; O: 1	0	X	
		A9/VeREF-(5)	Х	1	0	

⁽¹⁾ X = Don't care

⁽²⁾ REFOUT resides in the REF module.


⁽³⁾ Default condition

⁽⁴⁾ Setting the P5SEL.0 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC10_A. Channel A8, when selected with the INCHx bits, is connected to the VeREF+ pin.

⁽⁵⁾ Setting the P5SEL.1 bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC10_A. Channel A9, when selected with the INCHx bits, is connected to the VeREF- pin.



6.10.6 Port P5, P5.2, Input/Output With Schmitt Trigger





6.10.7 Port P5, P5.3, Input/Output With Schmitt Trigger




Table 6-48. Port P5 (P5.2, P5.3) Pin Functions

PIN NAME (P5.x)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾					
	X	FUNCTION	P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS		
P5.2/XT2IN	2	P5.2 (I/O)	I: 0; O: 1	0	X	Х		
		XT2IN crystal mode (2)	Х	1	Х	0		
		XT2IN bypass mode (2)	Х	1	Х	1		
P5.3/XT2OUT	3	P5.3 (I/O)	I: 0; O: 1	0	0	Х		
		XT2OUT crystal mode (3)	Х	1	Х	0		
		P5.3 (I/O) ⁽³⁾	Х	1	0	1		


⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.



6.10.8 Port P5, P5.4 and P5.5 Input/Output With Schmitt Trigger








Table 6-49. Port P5 (P5.4 and P5.5) Pin Functions

PIN NAME (P5.x)		FUNCTION		CONTROL BITS OR SIGNALS ⁽¹⁾					
	X	FUNCTION	P5DIR.x	P5SEL.4	P5SEL.5	XT1BYPASS			
P5.4/XIN	4	P5.4 (I/O)	I: 0; O: 1	0	Х	Х			
		XIN crystal mode ⁽²⁾	Х	1	Х	0			
		XIN bypass mode ⁽²⁾	Х	1	Х	1			
P5.5/XOUT	5	P5.5 (I/O)	I: 0; O: 1	0	0	Х			
		XOUT crystal mode (3)	Х	1	Х	0			
		P5.5 (I/O) ⁽³⁾	Х	1	0	1			

⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P5.4 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.4 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.5 can be used as general-purpose I/O.



6.10.9 Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger






Table 6-50. Port P6 (P6.0 to P6.7) Pin Functions

DINI NIAME (DC)		FUNCTION	CONTR	CONTROL BITS OR SIGNALS			
PIN NAME (P6.x)	X	FUNCTION	P6DIR.x	P6SEL.x	CBPD		
P6.0/CB0/(A0)	0	P6.0 (I/O)	I: 0; O: 1	0	0		
		A0	X	1	Х		
		CB0 ⁽¹⁾	X	Х	1		
P6.1/CB1/(A1)	1	P6.1 (I/O)	I: 0; O: 1	0	0		
		A1	X	1	Х		
		CB1 ⁽¹⁾	X	Х	1		
P6.2/CB2/(A2)	2	P6.2 (I/O)	I: 0; O: 1	0	0		
		A2	X	1	Х		
		CB2 ⁽¹⁾	X	Х	1		
P6.3/CB3/(A3)	3	P6.3 (I/O)	I: 0; O: 1	0	0		
		А3	X	1	Х		
		CB3 ⁽¹⁾	X	Х	1		
P6.4/CB4/(A4)	4	P6.4 (I/O)	I: 0; O: 1	0	0		
		A4	X	1	Х		
		CB4 ⁽¹⁾	X	Х	1		
P6.5/CB5/(A5)	5	P6.5 (I/O)	I: 0; O: 1	0	0		
		A5	X	1	Х		
		CB5 ⁽¹⁾	X	Х	1		
P6.6/CB6/(A6) ⁽²⁾	6	P6.6 (I/O)	I: 0; O: 1	0	0		
		A6	X	1	Х		
		CB6 ⁽¹⁾	X	Х	1		
P6.7/CB7/(A7) ⁽²⁾	7	P6.7 (I/O)	I: 0; O: 1	0	0		
		A7	X	1	Х		
		CB7 ⁽¹⁾	X	Х	1		

⁽¹⁾ Setting the CBPD.x bit disables the output driver and the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. Selecting the CBx input pin to the comparator multiplexer with the CBx bits automatically disables output driver and input buffer for that pin, regardless of the state of the associated CBPD.x bit.

⁽²⁾ Not available on RGZ packages.



6.10.10 Port P7, P7.0 to P7.5, Input/Output With Schmitt Trigger




Table 6-51. Port P7 (P7.0 to P7.5) Pin Functions


DIN NAME (DZ -)		FUNCTION	CONTROL BIT	CONTROL BITS OR SIGNALS		
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	P7SEL.x		
P7.0/TB0.0 ⁽¹⁾	0	P7.0 (I/O)	I: 0; O: 1	0		
		TB0.CCI0A	0	1		
		TB0.0	1	1		
P7.1/TB0.1 ⁽¹⁾	1	P7.1 (I/O)	I: 0; O: 1	0		
		TB0.CCI1A	0	1		
		TB0.1	1	1		
P7.2/TB0.2 ⁽¹⁾	2	P7.2 (I/O)	I: 0; O: 1	0		
		TB0.CCI2A	0	1		
		TB0.2	1	1		
P7.3/TB0.3 ⁽¹⁾	3	P7.3 (I/O)	I: 0; O: 1	0		
		TB0.CCI3A	0	1		
		TB0.3	1	1		
P7.4/TB0.4 ⁽¹⁾	4	P7.4 (I/O)	I: 0; O: 1	0		
		TB0.CCI4A	0	1		
		TB0.4	1	1		
P7.5/TB0.5 ⁽¹⁾	5	P7.5 (I/O)	I: 0; O: 1	0		
		TB0.CCI5A	0	1		
		TB0.5	1	1		

⁽¹⁾ Not available on RGZ packages.

MSP430F5234 MSP430F5232



6.10.11 Port J, J.0 JTAG Pin TDO, Input/Output With Schmitt Trigger or Output



6.10.12 Port J, J.1 to J.3 JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output






Table 6-52. Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)		FUNCTION	CONTROL BITS OR SIGNALS ⁽¹⁾
			PJDIR.x
PJ.0/TDO	0	PJ.0 (I/O) ⁽²⁾	l: 0; O: 1
		TDO ⁽³⁾	X
PJ.1/TDI/TCLK	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1
		TDI/TCLK ⁽³⁾ (4)	X
PJ.2/TMS	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1
		TMS ⁽³⁾ (4)	X
PJ.3/TCK	3	PJ.3 (I/O) ⁽²⁾	I: 0; O: 1
		TCK ⁽³⁾ (4)	X

⁽¹⁾ X = Don't care

⁽²⁾ Default condition

⁽³⁾ The pin direction is controlled by the JTAG module.

⁽⁴⁾ In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are don't care.



6.11 Device Descriptors

Table 6-53 and Table 6-54 show the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 6-53. MSP430F524x Device Descriptor Table (1)

	DESCRIPTION	ADDRESS	SIZE	VALUE				
	DESCRIPTION	ADDRESS	(bytes)	F5249	F5247	F5244	F5242	
Info Block	Info length	01A00h	1	06h	06h	06h	06h	
	CRC length	01A01h	1	06h	06h	06h	06h	
	CRC value	01A02h	2	per unit	per unit	per unit	per unit	
	Device ID	01A04h	1	F3h	F4h	F5h	F6h	
	Device ID	01A05h	1	81h	81h	81h	81h	
	Hardware revision	01A06h	1	per unit	per unit	per unit	per unit	
	Firmware revision	01A07h	1	per unit	per unit	per unit	per unit	
Die Record	Die Record Tag	01A08h	1	08h	08h	08h	08h	
	Die Record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	
	Lot/Wafer ID	01A0Ah	4	per unit	per unit	per unit	per unit	
	Die X position	01A0Eh	2	per unit	per unit	per unit	per unit	
	Die Y position	01A10h	2	per unit	per unit	per unit	per unit	
	Test results	01A12h	2	per unit	per unit	per unit	per unit	
ADC10 Calibration	ADC10 Calibration Tag	01A14h	1	13h	13h	13h	13h	
	ADC10 Calibration length	01A15h	1	10h	10h	10h	10h	
	ADC Gain Factor	01A16h	2	per unit	per unit	per unit	per unit	
	ADC Offset	01A18h	2	per unit	per unit	per unit	per unit	
	ADC 1.5-V Reference Temp. Sensor 30°C	01A1Ah	2	per unit	per unit	per unit	per unit	
	ADC 1.5-V Reference Temp. Sensor 85°C	01A1Ch	2	per unit	per unit	per unit	per unit	
	ADC 2.0-V Reference Temp. Sensor 30°C	01A1Eh	2	per unit	per unit	per unit	per unit	
	ADC 2.0-V Reference Temp. Sensor 85°C	01A20h	2	per unit	per unit	per unit	per unit	
	ADC 2.5-V Reference Temp. Sensor 30°C	01A22h	2	per unit	per unit	per unit	per unit	
	ADC 2.5-V Reference Temp. Sensor 85°C	01A24h	2	per unit	per unit	per unit	per unit	
REF Calibration	REF Calibration Tag	01A26h	1	12h	12h	12h	12h	
	REF Calibration length	01A27h	1	06h	06h	06h	06h	
	REF 1.5-V Reference Factor	01A28h	2	per unit	per unit	per unit	per unit	
	REF 2.0-V Reference Factor	01A2Ah	2	per unit	per unit	per unit	per unit	
	REF 2.5-V Reference Factor	01A2Ch	2	per unit	per unit	per unit	per unit	
Peripheral Descriptor	Peripheral Descriptor Tag	01A2Eh	1	02h	02h	02h	02h	
	Peripheral Descriptor Length	01A2Fh	1	5Fh	5Fh	5Dh	5Dh	
	Memory 1		2	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	
	Memory 2		2	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	
	Memory 3		2	12h 2Eh	12h 2Eh	12h 2Eh	12h 2Eh	

⁽¹⁾ NA = Not applicable, blank = unused and reads FFh.



Table 6-53. MSP430F524x Device Descriptor Table⁽¹⁾ (continued)

DESCRIPTION	ADDRESS	SIZE	VALUE					
DESCRIPTION	ADDRESS	(bytes)	F5249	F5247	F5244	F5242		
Memory 4		2	22h 96h	22h 94h	22h 96h	22h 94h		
Memory 5		2	N/A	N/A	N/A	N/A		
Memory 6		1/2	N/A	N/A	N/A	N/A		
delimiter		1	00h	00h	00h	00h		
Peripheral count		1	20h	20h	1Fh	1Fh		
MSP430CPUXV2		2	00h 23h	00h 23h	00h 23h	00h 23h		
JTAG		2	00h 09h	00h 09h	00h 09h	00h 09h		
SBW		2	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh		
EEM-S		2	00h 03h	00h 03h	00h 03h	00h 05h		
TI BSL		2	00h FCh	00h FCh	00h FCh	00h FCh		
SFR		2	10h 41h	10h 41h	10h 41h	10h 41h		
PMM		2	02h 30h	02h 30h	02h 30h	02h 30h		
FCTL		2	02h 38h	02h 38h	02h 38h	02h 38h		
CRC16		2	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch		
CRC16_RB		2	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh		
RAMCTL		2	00h 44h	00h 44h	00h 44h	00h 44h		
WDT_A		2	00h 40h	00h 40h	00h 40h	00h 40h		
UCS		2	01h 48h	01h 48h	01h 48h	01h 48h		
SYS		2	02h 42h	02h 42h	02h 42h	02h 42h		
REF		2	03h A0h	03h A0h	03h A0h	03h A0h		
Port Mapping		2	01h 10h	01h 10h	01h 10h	01h 10h		
Port 1/2		2	04h 51h	04h 51h	04h 51h	04h 51h		
Port 3/4		2	02h 52h	02h 52h	02h 52h	02h 52h		
Port 5/6		2	02h 53h	02h 53h	02h 53h	02h 53h		
Port 7/8		2	02h 54h	02h 54h	N/A	N/A		
JTAG		2	0Ch 5Fh	0Ch 5Fh	0Eh 5Fh	0Eh 5Fh		
TA0		2	02h 62h	02h 62h	02h 62h	02h 62h		
TA1		2	04h 61h	04h 61h	04h 61h	04h 61h		
TB0		2	04h 67h	04h 67h	04h 67h	04h 67h		



Table 6-53. MSP430F524x Device Descriptor Table⁽¹⁾ (continued)

	DESCRIPTION	ADDDECC	SIZE	VALUE				
	DESCRIPTION	ADDRESS	(bytes)	F5249	F5247	F5244	F5242	
	TA2		2	04h 61h	04h 61h	04h 61h	04h 61h	
	RTC		2	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h	
	MPY32		2	02h 85h	02h 85h	02h 85h	02h 85h	
	DMA-3		2	04h 47h	04h 47h	04h 47h	04h 47h	
	USCI_A/B		2	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	
	USCI_A/B		2	04h 90h	04h 90h	04h 90h	04h 90h	
	ADC10_A		2	14h D3h	14h D3h	14h D3h	14h D3h	
	COMP_B		2	18h A8h	18h A8h	18h A8h	18h A8h	
Interrupts	COMP_B		1	A8h	A8h	A8h	A8h	
	TB0.CCIFG0		1	64h	64h	64h	64h	
	TB0.CCIFG16		1	65h	65h	65h	65h	
	WDTIFG		1	40h	40h	40h	40h	
	USCI_A0		1	90h	90h	90h	90h	
	USCI_B0		1	91h	91h	91h	91h	
	ADC10_A		1	D0h	D0h	D0h	D0h	
	TA0.CCIFG0		1	60h	60h	60h	60h	
	TA0.CCIFG14		1	61h	61h	61h	61h	
	Reserved		1	01h	01h	01h	01h	
	DMA		1	46h	46h	46h	46h	
	TA1.CCIFG0		1	62h	62h	62h	62h	
	TA1.CCIFG12		1	63h	63h	63h	63h	
	P1		1	50h	50h	50h	50h	
	USCI_A1		1	92h	92h	92h	92h	
	USCI_B1		1	93h	93h	93h	93h	
	TA1.CCIFG0		1	66h	66h	66h	66h	
	TA1.CCIFG12		1	67h	67h	67h	67h	
	P2		1	51h	51h	51h	51h	
	RTC_A		1	68h	68h	68h	68h	
	delimiter		1	00h	00h	00h	00h	



Table 6-54. MSP430F523x Device Descriptor Table (1)

	DESCRIPTION	ADDRESS	SIZE	VALUE				
	DESCRIPTION	ADDRESS	(bytes)	F5239	F5237	F5234	F5232	
Info Block	Info length	01A00h	1	06h	06h	06h	06h	
	CRC length	01A01h	1	06h	06h	06h	06h	
	CRC value	01A02h	2	per unit	per unit	per unit	per unit	
	Device ID	01A04h	1	F7h	F8h	F9h	FAh	
	Device ID	01A05h	1	81h	81h	81h	81h	
	Hardware revision	01A06h	1	per unit	per unit	per unit	per unit	
	Firmware revision	01A07h	1	per unit	per unit	per unit	per unit	
Die Record	Die Record Tag	01A08h	1	08h	08h	08h	08h	
	Die Record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	
	Lot/Wafer ID	01A0Ah	4	per unit	per unit	per unit	per unit	
	Die X position	01A0Eh	2	per unit	per unit	per unit	per unit	
	Die Y position	01A10h	2	per unit	per unit	per unit	per unit	
	Test results	01A12h	2	per unit	per unit	per unit	per unit	
ADC10 Calibration	ADC10 Calibration Tag	01A14h	1	13h	13h	13h	13h	
	ADC10 Calibration length	01A15h	1	10h	10h	10h	10h	
	ADC Gain Factor	01A16h	2	blank	blank	blank	blank	
	ADC Offset	01A18h	2	blank	blank	blank	blank	
	ADC 1.5-V Reference Temp. Sensor 30°C	01A1Ah	2	blank	blank	blank	blank	
	ADC 1.5-V Reference Temp. Sensor 85°C	01A1Ch	2	blank	blank	blank	blank	
	ADC 2.0-V Reference Temp. Sensor 30°C	01A1Eh	2	blank	blank	blank	blank	
	ADC 2.0-V Reference Temp. Sensor 85°C	01A20h	2	blank	blank	blank	blank	
	ADC 2.5-V Reference Temp. Sensor 30°C	01A22h	2	blank	blank	blank	blank	
	ADC 2.5-V Reference Temp. Sensor 85°C	01A24h	2	blank	blank	blank	blank	
REF Calibration	REF Calibration Tag	01A26h	1	12h	12h	12h	12h	
	REF Calibration length	01A27h	1	06h	06h	06h	06h	
	REF 1.5-V Reference Factor	01A28h	2	per unit	per unit	per unit	per unit	
	REF 2.0-V Reference Factor	01A2Ah	2	per unit	per unit	per unit	per unit	
	REF 2.5-V Reference Factor	01A2Ch	2	per unit	per unit	per unit	per unit	
Peripheral Descriptor	Peripheral Descriptor Tag	01A2Eh	1	02h	02h	02h	02h	
	Peripheral Descriptor Length	01A2Fh	1	5Dh	5Dh	5Bh	5Bh	
	Memory 1		2	08h 8Ah	08h 8Ah	08h 8Ah	08h 8Ah	
	Memory 2		2	0Ch 86h	0Ch 86h	0Ch 86h	0Ch 86h	
	Memory 3		2	12h 2Eh	12h 2Eh	12h 2Eh	12h 2Eh	
	Memory 4		2	22h 96h	22h 94h	22h 96h	22h 94h	
	Memory 5		2	N/A	N/A	N/A	N/A	
	Memory 6		1/2	N/A	N/A	N/A	N/A	
	delimiter		1	00h	00h	00h	00h	

⁽¹⁾ NA = Not applicable, blank = unused and reads FFh.



Table 6-54. MSP430F523x Device Descriptor Table⁽¹⁾ (continued)

		SIZE	VALUE					
DESCRIPTION	ADDRESS	(bytes)	F5239	F5237	F5234	F5232		
Peripheral count		1	1Fh	1Fh	1Eh	1Eh		
MSP430CPUXV2		2	00h 23h	00h 23h	00h 23h	00h 23h		
JTAG		2	00h 09h	00h 09h	00h 09h	00h 09h		
SBW		2	00h 0Fh	00h 0Fh	00h 0Fh	00h 0Fh		
EEM-S		2	00h 03h	00h 03h	00h 03h	00h 05h		
TI BSL		2	00h FCh	00h FCh	00h FCh	00h FCh		
SFR		2	10h 41h	10h 41h	10h 41h	10h 41h		
PMM		2	02h 30h	02h 30h	02h 30h	02h 30h		
FCTL		2	02h 38h	02h 38h	02h 38h	02h 38h		
CRC16		2	01h 3Ch	01h 3Ch	01h 3Ch	01h 3Ch		
CRC16_RB		2	00h 3Dh	00h 3Dh	00h 3Dh	00h 3Dh		
RAMCTL		2	00h 44h	00h 44h	00h 44h	00h 44h		
WDT_A		2	00h 40h	00h 40h	00h 40h	00h 40h		
UCS		2	01h 48h	01h 48h	01h 48h	01h 48h		
SYS		2	02h 42h	02h 42h	02h 42h	02h 42h		
REF		2	03h A0h	03h A0h	03h A0h	03h A0h		
Port Mapping		2	01h 10h	01h 10h	01h 10h	01h 10h		
Port 1/2		2	04h 51h	04h 51h	04h 51h	04h 51h		
Port 3/4		2	02h 52h	02h 52h	02h 52h	02h 52h		
Port 5/6		2	02h 53h	02h 53h	02h 53h	02h 53h		
Port 7/8		2	02h 54h	02h 54h	N/A	N/A		
JTAG		2	0Ch 5Fh	0Ch 5Fh	0Eh 5Fh	0Eh 5Fh		
TA0		2	02h 62h	02h 62h	02h 62h	02h 62h		
TA1		2	04h 61h	04h 61h	04h 61h	04h 61h		
ТВ0		2	04h 67h	04h 67h	04h 67h	04h 67h		
TA2		2	04h 61h	04h 61h	04h 61h	04h 61h		
RTC		2	0Ah 68h	0Ah 68h	0Ah 68h	0Ah 68h		
MPY32		2	02h 85h	02h 85h	02h 85h	02h 85h		



Table 6-54. MSP430F523x Device Descriptor Table⁽¹⁾ (continued)

	DESCRIPTION	ADDDECO	SIZE	VALUE				
	DESCRIPTION	ADDRESS	(bytes)	F5239	F5237	F5234	F5232	
	DMA-3		2	04h 47h	04h 47h	04h 47h	04h 47h	
	USCI_A/B		2	0Ch 90h	0Ch 90h	0Ch 90h	0Ch 90h	
	USCI_A/B		2	04h 90h	04h 90h	04h 90h	04h 90h	
	ADC10_A		2	N/A	N/A	N/A	N/A	
	COMP_B		2	2Ch A8h	2Ch A8h	2Ch A8h	2Ch A8h	
Interrupts	COMP_B		1	A8h	A8h	A8h	A8h	
	TB0.CCIFG0		1	64h	64h	64h	64h	
	TB0.CCIFG16		1	65h	65h	65h	65h	
	WDTIFG		1	40h	40h	40h	40h	
	USCI_A0		1	90h	90h	90h	90h	
	USCI_B0		1	91h	91h	91h	91h	
	Reserved		1	01h	01h	01h	01h	
	TA0.CCIFG0		1	60h	60h	60h	60h	
	TA0.CCIFG14		1	61h	61h	61h	61h	
	Reserved		1	01h	01h	01h	01h	
	DMA		1	46h	46h	46h	46h	
	TA1.CCIFG0		1	62h	62h	62h	62h	
	TA1.CCIFG12		1	63h	63h	63h	63h	
	P1		1	50h	50h	50h	50h	
	USCI_A1		1	92h	92h	92h	92h	
	USCI_B1		1	93h	93h	93h	93h	
	TA2.CCIFG0		1	66h	66h	66h	66h	
	TA2.CCIFG12		1	67h	67h	67h	67h	
	P2		1	51h	51h	51h	51h	
	RTC_A		1	68h	68h	68h	68h	
	delimiter		1	00h	00h	00h	00h	



7 Device and Documentation Support

7.1 Device Support

7.1.1 Getting Started and Next Steps

For more information on the MSP430[™] family of devices and the tools and libraries that are available to help with your development, visit the Getting Started page.

7.1.2 Development Tools Support

All MSP430[™] microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at www.ti.com/msp430tools.

7.1.2.1 Hardware Features

See the Code Composer Studio for MSP430 User's Guide (SLAU157) for details on the available features.

MSP430 Architecture	4-Wire JTAG	2-Wire JTAG	Break- points (N)	Range Break- points	Clock Control	State Sequencer	Trace Buffer	LPMx.5 Debugging Support
MSP430Xv2	Yes	Yes	3	Yes	Yes	No	No	No

7.1.2.2 Recommended Hardware Options

7.1.2.2.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards can be ordered individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages.

Package	Target Board and Programmer Bundle	Target Board Only		
64-pin RCG (QFN)	MSP-FET430U64C	MSP-TS430RGC64C		

7.1.2.2.2 Experimenter Boards

Experimenter boards and evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See www.ti.com/msp430tools for details.

7.1.2.2.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third party suppliers. See the full list of available tools at www.ti.com/msp430tools.

7.1.2.2.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

Part Number	PC Port	Features	Provider
MSP-GANG	Serial and USB	Program up to eight devices at a time. Works with PC or standalone.	Texas Instruments

7.1.2.3 Recommended Software Options

7.1.2.3.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open source solutions are also available.

This device is supported by Code Composer Studio™ IDE (CCS).





7.1.2.3.2 MSP430Ware

MSP430Ware is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. In addition to providing a complete collection of existing MSP430 design resources, MSP430Ware also includes a high-level API called MSP430 Driver Library. This library makes it easy to program MSP430 hardware. MSP430Ware is available as a component of CCS or as a standalone package.

7.1.2.3.3 SYS/BIOS

SYS/BIOS is an advanced real-time operating system for the MSP430 microcontrollers. It features preemptive deterministic multi-tasking, hardware abstraction, memory management, and real-time analysis. SYS/BIOS is available free of charge and is provided with full source code.

7.1.2.3.4 Command-Line Programmer

MSP430 Flasher is an open-source shell-based interface for programming MSP430 microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 without the need for an IDE.

7.1.3 Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430 MCU devices and support tools. Each MSP430 MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430F5438A). TI recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

XMS – Experimental device that is not necessarily representative of the electrical specifications for the final device

PMS – Final silicon die that conforms to the electrical specifications for the device but has not completed quality and reliability verification

MSP - Fully qualified production device

Support tool development evolutionary flow:

MSPX - Development-support product that has not yet completed Tl's internal qualification testing.

MSP – Fully-qualified development-support product

XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. TI recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). Figure 7-1 provides a legend for reading the complete device name for any family member.






Figure 7-1. Device Nomenclature

-Q1 = Automotive Q100 Qualified



7.2 Documentation Support

The following documents describe the MSP430F523x and MSP430F524x devices. Copies of these documents are available on the Internet at www.ti.com.

SLAU208	MSP430x5xx and MSP430x6xx Family User's Guide. Detailed information on the modules and peripherals available in this device family.
SLAZ548	MSP430F5249 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ547	MSP430F5247 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ546	MSP430F5244 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ545	MSP430F5242 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ544	MSP430F5239 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ543	MSP430F5237 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ542	MSP430F5234 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.
SLAZ541	MSP430F5232 Device Erratasheet. Describes the known exceptions to the functional specifications for all silicon revisions of the device.

7.3 Related Links

Table 7-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 7-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY TECHNICAL DOCUMENT		TOOLS & SOFTWARE	SUPPORT & COMMUNITY
MSP430F5249	Click here	Click here	Click here	Click here	Click here
MSP430F5247	Click here	Click here	Click here	Click here	Click here
MSP430F5244	Click here	Click here	Click here	Click here	Click here
MSP430F5242	Click here	Click here	Click here	Click here	Click here
MSP430F5239	Click here	Click here	Click here	Click here	Click here
MSP430F5237	Click here	Click here	Click here	Click here	Click here
MSP430F5234	Click here	Click here	Click here	Click here	Click here
MSP430F5232	Click here	Click here	Click here	Click here	Click here



7.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Community

TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

TI Embedded Processors Wiki

Texas Instruments Embedded Processors Wiki. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

7.5 Trademarks

MSP430, Code Composer Studio, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

7.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from disclosing party under nondisclosure obligations (if any), or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

7.8 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

8 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





20-Feb-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
MSP430F5232IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5232	Samples
MSP430F5232IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5232	Samples
MSP430F5234IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5234	Samples
MSP430F5234IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5234	Samples
MSP430F5237IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5237	Samples
MSP430F5237IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5237	Samples
MSP430F5237IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5237	Samples
MSP430F5237IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5237	Samples
MSP430F5239IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5239	Samples
MSP430F5239IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5239	Samples
MSP430F5239IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5239	Samples
MSP430F5239IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5239	Samples
MSP430F5242IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5242	Samples
MSP430F5242IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5242	Samples
MSP430F5244IRGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5244	Samples



www.ti.com

PACKAGE OPTION ADDENDUM

20-Feb-2014

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MSP430F5244IRGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5244	Samples
MSP430F5247IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5247	Samples
MSP430F5247IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5247	Samples
MSP430F5247IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5247	Samples
MSP430F5247IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5247	Samples
MSP430F5249IRGCR	ACTIVE	VQFN	RGC	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5249	Samples
MSP430F5249IRGCT	ACTIVE	VQFN	RGC	64	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	F5249	Samples
MSP430F5249IZQE	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	360	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5249	Samples
MSP430F5249IZQER	ACTIVE	BGA MICROSTAR JUNIOR	ZQE	80	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	F5249	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

20-Feb-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Apr-2015

TAPE AND REEL INFORMATION






	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

- Reel Width (WT)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5232IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSP430F5232IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSP430F5234IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSP430F5234IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSP430F5237IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5237IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5237IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5239IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5239IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5239IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5242IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSP430F5242IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSP430F5244IRGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
MSP430F5244IRGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Apr-2015

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F5247IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5247IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5247IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1
MSP430F5249IRGCR	VQFN	RGC	64	2000	330.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5249IRGCT	VQFN	RGC	64	250	180.0	16.4	9.3	9.3	1.1	12.0	16.0	Q2
MSP430F5249IZQER	BGA MI CROSTA R JUNI OR	ZQE	80	2500	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F5232IRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
MSP430F5232IRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
MSP430F5234IRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
MSP430F5234IRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
MSP430F5237IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5237IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5237IZQER	BGA MICROSTAR	ZQE	80	2500	338.1	338.1	20.6



PACKAGE MATERIALS INFORMATION

www.ti.com 11-Apr-2015

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	JUNIOR						
MSP430F5239IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5239IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5239IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5242IRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
MSP430F5242IRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
MSP430F5244IRGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
MSP430F5244IRGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
MSP430F5247IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5247IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5247IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6
MSP430F5249IRGCR	VQFN	RGC	64	2000	367.0	367.0	38.0
MSP430F5249IRGCT	VQFN	RGC	64	250	210.0	185.0	35.0
MSP430F5249IZQER	BGA MICROSTAR JUNIOR	ZQE	80	2500	338.1	338.1	20.6

ZQE (S-PBGA-N80)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225
- D. This is a Pb-free solder ball design.

MicroStar Junior is a trademark of Texas Instruments.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



RGZ (S-PVQFN-N48)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

RGC (S-PVQFN-N64)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity