


Chapters: Basic Data communication, I/O interface.

Date _____
Page _____

- # Communication: It is the process of exchange of information between the terminals.



- > The interfacing components required for serial I/O peripheral are the same as those for parallel I/O device.
- > The primary difference between parallel I/O & serial I/O is in the no. of lines used for data transfer.
- > The parallel I/O uses the entire data bus where serial I/O uses one data line.




fig: I/O interfacing with a processor.


- # Types of communication.

- 1) Parallel communication.
- 2) Serial communication.

- 1) In parallel communication, the transmitter section will use all the available data lines for sending the information parallelly to Receiver section.



- 2) In serial communication, the transmitter section will use only a single data line to transmit the information.




Types of serial Data Communication


- 1) Synchronous Data Communication / Transmission.
- 2) Asynchronous Data communication / Transmission.

- 1) Synchronous Data communication: The basic feature of synchronous data transmission is that data is transmitted or received based on clock signal. At a specific rate of data transmission, the transmitting device sends a bit of each block pulse to interpret the data correctly, the transmitter must know the no. of data to be transformed.

Usually one or two SYNC characters are to be used to indicate the start of each synchronous data stream.



→ The data unit may contain 7 or 8 bits. It may also contain a parity bit. That can be shown as;



→ The synchronous receiver waits in a "hunting mode" while waiting for data. As soon as the transmitter sends one or two SYNC signals, the receiver starts accepting the data.

→ In synchronous transmission the 'Tx' should send data continuously to the receiver.

→ The data packet must contain : 1) start bit. 2) stop bit. 3) Error checking bit. 4) Data bit.


- 2) Serial Asynchronous Data communication:
- In asynchronous data transmission, the receiving device doesn't need to be synchronized with the transmitting device.
 - The transmitting device can send one or more data units when it is ready to send.
 - Each data packet must contain start & stop bits along with a parity bit for error checking.
 - Each asynchronous serial data unit can be divided into equal time intervals. Hence total size of the data to be sent is unknown to the receiver.

Baud Rate: The serial data transmission rate is also called Baud Rate. It is defined as the number of bits transmitted per second since each bit is transmitted over a duration of 1 interval,

$$\text{Baud Rate} = \frac{1}{\text{bit interval}} = \text{bits/sec.}$$


Serial communication can also be classified according to direction & simultaneity of data flow.

1) Simplex mode; transmission of data over "single channel" in one-direction only.


e.g. from A → B A B
not B → A [Tx]  Rx

II) Half-Duplex Mode: transmission of data over a single channel in both direction but not simultaneously.

Eg:



III) Full-duplex mode: transmission of data in both directions simultaneously over two channel.




2) Parallel Data Communication / Transmission:

⇒ The process of sending data bit through the available 8-bit lines together is known as parallel communication.

Methods of parallel communication:


(a) Simple I/O; When you need to get digital data from a simple switches such as thermistor, thermocouple etc into the CPU, all we need to do is to connect the input port like & read the input valid data byte.



The crossed line on the waveform represents the time at which new data byte becomes valid on the output lines of the port.

- b) Simple strobe I/O ; In some cases, the valid data is present on the device only for certain amount of time . So, it must be read within that time .

for example ; when a key is pressed in any circuit boards , the board sends out the code for the pressed key and sends out a strobe signal to indicate that valid data is present in data line .



- c) Single Handshake I/O ;

- Handshake signals are used to synchronize slow peripherals with high speed clps .
- The peripheral device takes some parallel data and gives an STB (strobe) signal to clps to indicate that it is ready of transmission .
- The clp detects the STB signal and sends an ACK signal to the peripheral device to indicate it is ready .





fig: single Handshake I/O

iv) Double Handshake I/O;

- For data transfer coherent maximum coordination is required between the sender & receiver, a double handshake is used.
- The sending peripheral device asserts the STB line low to indicate the receiving device whether it is ready or not for data reception.
- The receiving system raises its ACK line high to indicate that it is ready.
- The peripheral device sends a byte of data and raises its STB line high to indicate valid data is present.
- When the receiving system reads the data its ACK line goes low to indicate that it has received the data and is ready for next data.



Bus Interface Standards.

→ A microprocessor system is a bus oriented system widely used all over the world. Peripherals & components are manufactured by various companies. Therefore a common understanding must exist to ensure that there is a compatibility among different equipment. This is known as standard.

In the field of computer & electronics, these standard are generally defined by organizations such as IEEE Institute of Electrical & Electronics Engineers.

RS-232 C.

- Mostly used for serial communication between microcomputers & peripheral device.
- The RS-232 C works on a negative logic. The standard specifies that "logic 1" is a voltage between -3 & -15V and "logic 0" is voltage between +3V & +15V.




fig: communication of DTE & DCE through RS-232 interface.

- One of the most common uses of RS232C is the connection of peripheral terminals to computers.
- MODEM and other devices used to send serial data are called data communication equipment.
- The computer that send or receive data are called data terminal equipment.
- The RS-232 uses 25 pins (DB-25P) or 9 pins (DE-9P) standard where the 9 pins standard does not use all signal.
- For establishing the link between DTE & DCE, TTL to RS232C & RS-232C to TTL conversion is required.


The property of RS232C is that it can transfer data reliably for soft. and with a maximum rate of 20k baud.

If longer lines are used, the transmission rate has to be reduced.

- For higher rate of transfer & for longer distances we have to use other standards.

Standard	Speed	Distance	Voltage	Noiseimmunity
RS-232C	20k baud	50 ft	$\pm 15V$	2V
RS-422A	10 M baud at 40 feet	>40ft - 9000ft	$\pm 7V$	3.4V
	100K baud			
RS-423A	100k baud for 30ft - 4000ft 1K baud	$30ft - 4000ft$	$\pm 12V$	1.8V

- * DTR (Data Terminal Ready)
 - After the terminal power is turned on, it asserts data terminal ready signal to tell the modem that it is ready.
 - * DCD (Data Carrier Detect); The modem will then assert its DCD signal to the terminal to indicate that it has established connection with the computer.
 - * TxD, RxD → Receives the data through this line.
 - Sends the serial data to the modem.
 - * DSRD (Data Signal Rate Detected)
 - It is used for switching to different baud rate.
- Q) How do you connect two computers without using MODEM?



- Most common connector is 9 pin RS 232
- They are straight through serial cable.

- They are coaxed cable used for data transfer.
- In remote locations where there were less availability of modems this technique was used which was very cheap comparing to the one of modems.

RTL (Register Transfer Language)

- The symbolic notation used to describe the micro operations transfers among registers is called Register Transfer language. It is one of the forms of hardware Description language (HDL).
- RTL is a convenient tool for describing the internal organization of digital computers in precise manner.
- It can also be used to facilitate the design process of digital systems.

Example: Let us consider the execution of instruction `C050 MOV A,B`.

Fetch cycle:

- (i) The program counter (PC) contains the address of the instruction to be executed. Hence, it contains the address of memory location where the instruction `MOV A,B` resides.

In the first operation of fetch cycle, the contents of PC will be transferred to the memory Address Register (MAR).

The MAR then uses the address bus to transmit its contents. Let T_1 indicate the period of first operation.

$T_1 : \text{MAR} \leftarrow \text{PC}$

ii) When the control unit issues the memory read signal, the contents of the memory locations specified by MAR will be transferred to memory Buffer Registered (MBR).
Let T_2 be the time period for this operation.

$T_2 : \text{MBR} \leftarrow [\text{MAR}]$

iii) Finally the contents of MBR will be transmitted to the Instruction Register (IR) and then the program counter (PC) will get incremented.
Let T_3 be the time period for this operation.
Then

$T_3 : \text{IR} \leftarrow \text{MBR}$

$\text{PC} \leftarrow \text{PC} + 1$

* Execute cycle

→ After the fetch cycle is completed, the execution starts. The execute cycle steps can be described as;

i) At the start of execution cycle, the instruction register (IR) consists of instruction code for MOVAB. The address field of instruction specifies the address of the memory location A&B.

The first step is to obtain the data from the locations B. For this, the address field of IR indicating the address of memory location will be transferred to address bus through MAR. Let T_1 be the time taken; $T_1 ; \text{MAR} \leftarrow (\text{IR C Address of B})$

ii) When control unit issues a memory read signal, the contents of Register B will be written to MBR. Let T_2 be the time taken for this operation. $T_2 ; \text{MBR} \leftarrow (\text{contents of B})$

iii) Now, we need the memory location of A. For this, the address field of IR indicating the address of A will be transferred to MAR in time T_3 . $T_3 ; \text{MAR} \leftarrow (\text{IR C Address of A})$

iv) When the control unit issues the memory Read signal, the contents of MBR will be written to the memory location indicated by the contents of MAR in time T_4 ; $A \leftarrow \text{MBR}$ or $T_4 ; [\text{MAR}] \leftarrow \text{MBR}$

Note; $[\text{MAR}] = A$.

Q. write a program in 8086 to find the factorial of a number given by user.

→ class eg

(i. model small)

- stack 100h

- data

num db 5 ; user input

result db ? ; result = 5 x 4 x 3 x 2 x 1

- code

main proc

mov ax @data

mov ds, ax

mov ax, num ; [ax] = 5

mov cx, num ; [cx] = 5 < counter

dec cx ; [cx] = 4

loop : dec num ; [num] = 4 .

mul num ; ax = 5 x 4 x 3 x 2 x 1

dec cx

JNZ loop

mov result, ax ; [result] = -

mov ax, 4c00h

int 21h

main endp

end main .

Q) Write a program in 8085 for the following type of addition.

$$1^2 + 2^2 + 3^2 + \dots + 9^2$$

$\rightarrow \text{MVI } A, 00 \quad [A] = 00$

$\rightarrow \text{MVI } B, 09 \quad [B] = 09$

$\text{MOV } C, B \quad [C] = 09$

loop: $\text{ADD } B \quad [A] < 00 + 09 < 09 \dots \text{(81)}$

$\text{DCR } C \quad [C] = 08$

$\text{JNZ } \text{loop}$

$\text{DCR } B \quad [B] = 08$

$\text{JNZ } \text{loop} \text{ skip}$

$\text{STA } D050$

RSTS / HLT

Q) Write a program in 8085 to find the sum of even numbers from any 7 - input data.

$\Rightarrow \text{SOLN:}$

$\text{MVI } C, 07H : [C] = 07 \quad \text{I/P } D000 : 01$

$\text{MVI } B, 00H : [B] = 00 \quad D001 : 02$

$\text{LXI } H, D000 ; H \quad [D0] 00 \quad L \quad D002 : 03$

$\text{MOV } A, M ; [A] = 01 \quad D003 : 04$

$\text{ADD } A, B \quad D004 : 05$

$D005 : 06$

$D006 : 07$

iii) If $A > \text{regmn}$; CY $\rightarrow 0$ * [CMP] L \rightarrow subtract
 ii) if $A < \text{regmn}$; CY $\rightarrow 1$
 i) if $A = \text{regmn}$; CY $\rightarrow 0$

* WAP to find the smallest number among 3 numbers stored from memory location D000 - D002 & store the smallest number in memory location D050H.

SOM

```

LXI H, D000; H [D0|00] L [D0|01] I/P: D000; 02
MOV A, M; [CA] = 02 D001: 04
MVI C, 03; CC] = 03 D002: 01
loop1: INX H; H [D0|01]
        CMP M
        JC loop1 (Jump on carry)
        → MOV A, M; [D050] ← 01
    
```

loop1: DCR C; C = [C2]
 JNZ loop1

 STA D050; [D050] $\leftarrow 01$

Q) WAP to find whether the given no is palindrome or not.

SOM

MVI C, 04 H [D0|00] R: 0000 (I/P: 4554)
 LXI H 4554; H [45|54] L [H=45 | L=54]



 MOV A, L; [CA] = 54

loop: RRC

DCRC

JNZ loop

SUB H.



JNZ loop

SUB H

zero X zone JNZ skip

$\rightarrow LXI H, FFFF$

HLT / RST 5

skip : LXI H, 0000

HLT RSTS

Modes of operation in 8086:

minimum mode.

maximum mode

- | | |
|--|--|
| i) In minimum mode there can only be one processor in 8086. | ii) In max. mode there can be multiple processors with 8086 like 8087 & 8088 co-processor. pro-c = 1000. |
| iii) MN/MX is 1 to indicate minimum mode (+ SV) | ii) MN/MX is 0 to indicate max mode operation (ground) |
| iv) ALE (Address Latch enable) is given by 8086 as it is the only processor. | iii) ALE is given by 8288 (bus controller) as there are multiple processor. |
| v) Data Enable (DEN) & Data transmitted & Received (DTR/R) is given by 8086. | iv) OT/R is given by 8288. |
| vi) Direct control signals M1/O, RD, WR is given by 8086 itself. | v) Here each processor generates status signals S0, S1, S2. |

vii) INTA is given by 8086 is response to interrupt.	vi) INTA is given by bus controller.
viii) Circuit is simple	viii) Circuit is more complex
ix) Performance is slower	viii) Performance is much higher.
x) Less expensive to run.	ix) More expensive to run.

* Find the largest number among the block of data of size 0Ah and store the maximum value in location result in 8086.

SOP

Title Finding the maxth value.

deseg

model small

stack 10h

data

Array ab 12h, 03h, 17h, 50h, 49h,
01h, 88h, 10h, 07, 70h

result db?

• code

main proc

mov ax, @data ; Initialise

mov ds, ax

the data segment.

```

    mov si, offset Array
    mov al, 00h
    mov cx, 0Ah
    cmp al, [si]
    jnc loop1
    mov al, [si] → al < 88h
loop1: inc si
    dec cx
    JNZ loop2
    mov result, al
    mov ah, 4C00h
    int 11h
main end p
end main.

```

Q) write a program to find the fibonacci series upto given nth terms.

0, 1, 1, 2, 3, 5, 8.

SOLN

```

MVI A, 05 / LDA D050
LXI H 30, C050 H[CO] 50 L
MOV B,A ; [CB] = n[83] of terms.
MVI D, 00 : [CD] = 00
MVI C, 01 : [CC] = 01
MVI A, 00 : [CA] = 00

```

loop: MOV M, A ; C050; 00

ADD C ; A <= A+C ; 00+01 = 01

MOV D, C ; [CD] < 01.

Mov C, A ; [CC] < 01.

Mov A,D ; GA] ← OL

INX H

DCR D ; O = (n - 1) terms

JNZ loop

Q) Write a program in 8086 to find the number of times the letter "O" exists in the string "Microprocessor" & store the count value.

⇒ title: count letter

dosseg

• model small

• stack 100h

• data

string db ('microprocessor', '\$')

length dw \$ - string ← length count hukka

total db

• code

main proc

mov ax, @data

mov ds, ax

mov al, 00h

mov si, offset string

mov cx, length

loop1: mov bh, [SI]; m

loop1: cmp bh, 10? ASCII value single

JNZ loop.

INC al ; al: 01 → 02

loop1: INC si

dec cx

JNZ loop2

mov total, al ; total : 03H

mov ax, 4C00h

int 21h

main end p

end main.

Q. Registers BC pair contains 2793H and register pair DE contains 3182H. Write an ALP in 8085 to add these 16-bit numbers and place the sum in memory locations 2050H & 2051H.

LXI B, 2793H ; B [27] 93 C

LXI D, 3182H ; D [31] 82 E

Mov A, C ; [A] = 93

ADD E ; A ← A + E

MOV L, A

^{Half word} MOV A, B ; [A] ← 27
^{Data carry}

ADC D

MOV H, A

SHLD 2050H

RST 5

HL pair → mem. location
mem. byte → H [BB AD]

* LHLD ; load H & L directly
syntax: LHLD 16-bit address
→ the contents of memory
location pointed by the
16-bit address are
copied the contents of
next memory location is

eg: Assume $[2050] \rightarrow 99H$

C2051] -> 77H

$\Delta H_{2D} \leq 2050$; $[L] \in [2050]$

[CH] ← [2051]

mem nataed	H	77	64	L		99	2050
mem nataed	99	99	99	99		77	2051

SHLD; Store H & L Register Direct

\rightarrow Assume; $H \Leftarrow 01$
 $L \Leftarrow FF$

Store the contents of H-L pairs in memory

location 2050 & 2051 E 18 ST

→ SHLD 2050 ft. 7A-88180 TX

H	<u>01 FF</u>	<u>L0E1A03</u>	<u>FF</u>	2050
			<u>01</u>	2051

RISC & CISC Architectures.

1) CISC Architecture

- CISC stands for complex instruction set computers. Machines based on these architectures have complex instructions.
- Most computers (personal) used today are based on this architecture.

Following are the characteristics of CISC machines.

- CISC machines have complex instructions which need a large cycle for execution.
- The transfer of data among the registers is much faster than memory and processor.
- Pipelining is the process of fetching one instruction when another instruction is executing in parallel. Due to complex instructions, this feature cannot be heavily used in CISC architecture.
- CISC machines have large number of complex instructions based on multiple numbers of addressing modes.
- CISC machines processor does not consist of large number of registers due to large cost. So, these machines have to perform various memory read and write operation. CISC machines are preferable where the speed of processor is not the prime issue and

where general applications are to be handled. Processors like 8085, 8086 etc are based on CISC processor.

* RISC Architecture:

- RISC stands for Reduced instruction set computers. It focuses on small set of instructions which simplifies the hardware design and improves the processor performance.
- The main features of RISC are;
 - The number of instructions are minimized. i.e. less than 100 per byte of code.
 - The number of addressing modes are relatively low i.e. less than 30.
 - RISC architecture promotes heavy pipelining.
 - There are no micro-programmes in RISC machines. Most instructions are directly executed by the hardware.
 - It supports high level language through appropriate sections of instructions.
 - Usually in scientific & research oriented tasks where the speed of processor is primary concern, RISC machines are used.
 - RISC based systems are Power PC from Apple, IBM Super Sparc from Sun, IA64 from Intel etc.

Difference between RISC and CISC.

RISC

1) Simple instructions taking one cycle.

2) Most operations are registered to register with only LOAD and STORE operations.

3. Heavily pipelined for increasing performance.

4. Multiple register sets

5. Instructions have fixed format.

6. Fewer number of instructions and addressing modes.

7. Instructions are executed by hardware.

8. It can be designed more quickly.

Eg:-

CISC

1) Complex instructions taking multiple cycles.

2, memory read & write operations from the main part for executing the instructions.

3. Less pipelined.

4. Single register set.

5. Instructions have variable format.

6. Large number of instructions and addressing modes.

7. Instn are interpreted by microprograms.

8 - CISC processors have comparatively larger design cycle.