

Microprocessor:

A microprocessor is a multi-purpose, programmable, clock-driven, register-based electronic devices that reads binary instructions from a storage device called memory, accepts binary data as input and processes data according to these instructions, and provides results as output.

from a storage device called memory, accepts binary data as input and processes data according to these instructions, and provides results from a storage device called memory, accepts binary data as input and processes data according to these instructions, and provides results

CHAPTER 1: Introduction to Microprocessors : (4hrs)

The microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using computing functions and making decisions to change the sequence of program execution.

(VLSI) technique. The microprocessor is capable of performing various either a large-scale integration (LSI) or very-large-scale integration (VLSI) technique. The microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using

The microprocessor is a clock-driven semiconductor device consisting of electronic logic circuits manufactured by using

Microprocessor Based System:

1. Fetch instruction from memory
2. Decode instruction
3. Execute the command from the instruction.
This can be listed as:

is retrieval of instruction, understanding the command and executing it provided to the microprocessor. So, a critical step in performing any task operation on above task are based on the instruction.

3. Switching and decision making
4. Arithmetic or logical operations on data, and

5. Data transfer between itself and memory or IO unit.

In general microprocessor performs 5 basic tasks:
• Output - digital output to IO or memory
• Process - process the instruction
• Input - digital input from IO or memory

as output.

from a storage device called memory, accepts binary data as input and processes data according to these instructions, and provides results

from a storage device called memory, accepts binary data as input and processes data according to these instructions, and provides results

RAM (Random-Access memory) (Read/Write memory): Is also known as

need alterations.

ROM (Read-Only memory): Is used to store programs that do not

necessary. The memory block has two sections:

and provides the information to the microprocessor whenever

Memory stores such binary information as instructions and data,

Memory:

reads.

flow of data between the microprocessor and memory and perhaps

signals to all the operations in the microcomputer. It controls the

control unit provides the necessary timing and control

(control unit):

Instructions.

The execution of a program and are accessible to the user through

Registers are primarily used to store data temporarily during

Register Array:


or.

subtraction, and such logic operations as AND, OR and exclusive

The ALU unit performs such arithmetic operations as addition

Arithmetic/Logic Unit:

Hg: Microprocessor based system with bus architecture



I/O (Input/Output): User memory and need to store user programs and data.

I/O (Input/Output) is used to communicate with the outside

System bus: The system bus is a communication path between the microprocessor and peripherals; it is nothing but a group of wires to carry bits.


Microprocessor and peripherals: It is nothing but a group of wires word. These I/O devices are also known as peripherals.

I/O (Input/Output): I/O (Input/Output) is used to communicate with the outside

I/O (Input/Output): I/O (Input/Output) is used to communicate with the outside

System bus: The system bus is a communication path between the microprocessor and peripherals; it is nothing but a group of wires to carry bits.

Microcontroller: A microcontroller is essentially an entire computer on a single chip.



Microcontroller: A microcontroller is essentially an entire computer on a single chip.

Efficiency (power efficiency, computational efficiency): Multiple operations can be performed.

Efficiency (power efficiency, computational efficiency)

Programmability

Reader Readability

Low cost

High speed


Advantages of microprocessor: Small in size / less space consumption.

Advantages of microcontroller: Small in size / less space consumption.

Block diagram of a microcontroller:

Fig: Block diagram of a microcontroller:

Fig: Microcomputer architecture (3 bus architecture)



Microcomputer Architecture (3 bus architecture):

used in them provide programmability for such task.

Printer, washing machine, traffic light controller etc. and microprocessor These are designed to perform specific task such as

iii Embedded system:

e.g: Microcomputer.

peripheral devices. They are used in computing and data processing. These are capable of handling large number of data memory and and program can be changed according to task and user requirement. These are programmable in nature i.e. both hardware and

ii) Programmable system:

iii) Embedded system

ii) Programmable system

Applications:

In such systems simple logic gate implementation can be more efficient where the device is simple and low-end. In such types, they may become costly and complex, with most of the resources unused. uses of micro-processor is disadvantageous particularly in areas directly on stage:

S.N.	Date	Model	Features
4.	1971	4004	4 bit address / data multiplexed 740 kHz clock rate PMS Addressable memory upto 640 bytes and program memory 4 KB
5.			Can only add or subtract

Used in calculator, home appliances, low end special purpose
 with TTL (Transistor-Transistor logic)
 Built upon PMS that was low cost, low speed and not comparable
 First generation:

Evolution of microprocessor:

If it is a bidirectional bus that is used to carry control signal.
 Between microprocessor and peripheral devices in control bus,
 rather than using whole bus to carry control signals : individual
 wires are used to carry each control signal.

If it is a bidirectional bus that carries multiple bits of data in a single instance.
 A bus that carries data from microprocessor to peripheral devices and vice versa. It is a parallel
 bus that carries data from I/O devices to peripheral devices.

DATA BUS:

If it is a unidirectional bus used to carry address location
 of memory unit where data is written to or read from. It also
 carries the location or port address of the I/O devices. The
 transfer of address is from microprocessor to peripheral devices.

ADDRESS BUS:

→ Third generation:
Used NMOS (High density mos) that provided high packing density
and high speed

4.	1976	8085	<ul style="list-style-type: none"> • Bus width 8 bits data, 16 bits address • Clock rate 3 MHz • NMOS / CMOS • Used in computer peripheral controller's modules • Hardisks, printers etc. • High level of integration, operating from 12V • Runs on a single 5V power supply from 12V • 8 bit devices and 2¹⁶ memory locations • Parallel
2.	1973	8080	<ul style="list-style-type: none"> • Bus width 8 bit data, 16 bit address • Clock rate 8 MHz • NMOS • Addressable memory 64 KB • Used in Altair 8800, Tropic light controller • Other many factories - Motorola MC6800, Zilog Z8, • Crucise missile • Farchild F8

→ Second generation:
Built upon NMOS that was fast, high packing density and better
reliability.
Has large chip size
More addressable memory and IO port
Fast and powerful instruction set
Better interrupt handling
Used in Industrial control, process control, military application

8.	1972	8008	<ul style="list-style-type: none"> • 8 bit address / data multiplexed • 500kHz clock rate • PMOS • Addressable memory 16KB
----	------	------	--

8.	1982	80986	<ul style="list-style-type: none"> • Bus width : 16 bits data, 8 bits address • Clock rate upto 85 MHz • Addressable memory 16 MB • Included memory protection hardware to support multitasking operating systems with pre - process address space.
7.	1982	80186	<ul style="list-style-type: none"> • Clock rate 6 MHz • Addressable memory 1 MB • External bus width : 8 bits data, 20 bits address • Internal architecture 16 bits • Used in IBM - PC • Clock rates 4.77, 8 MHz • Used in IBM, PCs and PC clones. • An interrupt controller on chip. • Used mostly in embedded applications on timers, point - to - point systems, etc. • Included too timers, a DMA controller, and
6.	1988	8088	<ul style="list-style-type: none"> • Clock rate 6 MHz • Addressable memory 1 MB • External bus width : 8 bits data, 20 bits address • Internal architecture 16 bits • Used in IBM - PC • Clock rates 4.77, 8, 10 MHz • Used in • The memory is divided into odd and even banks. If accesses both the banks simultaneously in order to read 16 bits of data in one bus. It accesses both the banks simultaneously in order to read 16 bits of data in one bus. • Addressable memory 1 MB • The memory is divided into odd and even
5.	1988	9808	<ul style="list-style-type: none"> • Bus width 16 bits data, 20 bits address • Used in business and data acquisition system, real time control. • Memory space 1 to 16 MB • Able to execute multiply and divide operations • Registers are of 8/16/32 bits • High processing speed • 40/48/64 pins

13.	1985	80386	• Bus width : 32 bits data, 32 bits address • Used in microuser and microapplication environment. → used low power (MOS)	g. 1985 80386
14.	1989	80486	• Support including paged virtual memory and virtual 86 mode. • Reworked and expanded memory protection • Clock rate up to 33 MHz • Bus width : 32 bits • Used in desktop computing	10. 1989 80486
15.	1993	pentium I	• 38/64 bit architecture • Level 1 cache of 8KB on chip • Addressable memory 4 GB • Clock rate up to 50 MHz • Bus width : 32 bits • Used in desktop computing	11. 1993 pentium I
16.	1995	pentium II	• 38/64 bit architecture • Level 1 cache of 8KB on chip • Addressable memory 4 GB • Clock rate up to 50 MHz • Bus width : 32 bits • Used in desktop computing and servers, etc.	12. 1995 pentium II
17.	1999	pentium III	• 38/64 bit architecture • Level 1 cache of 8KB on chip • Addressable memory 4 GB • Clock rate up to 500 MHz • Bus width : 32 bits • Used in personal computers, smart phones, servers, etc.	13. 1999 pentium III
18.	2000	pentium IV	• 38/64 bit architecture • Level 1 cache of 8KB on chip • Addressable memory 4 GB • Clock rate up to 4.66 GHz • Bus width 64 bits • Bus width 32 bits • Core 2006	14. 2000 pentium IV
19.	2004	core 2 duo	• 38/64 bit architecture • Level 1 cache of 8KB on chip • Addressable memory 4 GB • Clock rate up to 3.6 GHz • Bus width 64 bits • Bus width 32 bits • Core 2 duo	15. 2004 core 2 duo
20.	2006	quad-core	• 38/64 bit architecture • Level 1 cache of 8KB on chip • Addressable memory 4 GB • Clock rate up to 3.8 GHz • Bus width 64 bits • Bus width 32 bits • Core 2 quad	16. 2006 quad-core

Fourth generation:

- Used in desktop computing and servers.
- Math co-processor on chip
- Level 1 cache of 8KB on chip
- Addressable memory 4 GB
- Clock rate up to 50 MHz
- Bus width : 32 bits

- Used in desktop computing

- Reworked and expanded memory protection
- Clock rate up to 33 MHz
- Bus width : 32 bits data, 32 bits address

- Used in microuser and microapplication environment.

→ 38 bit architecture


Fourth Generation:

The Von - Neumann architecture:

The memory of the Von - Neumann's architecture consists of 1000 storage locations, called words of 40 binary digits. Both data and instructions are stored in it.

The memory of the Von - Neumann's architecture consists of 1000 storage locations, called words of 40 binary digits. Both data and instructions are stored in it.

The control unit operates the computer by fetching instructions from memory and executing them one at a time. The storage locations of the control unit and ALU are called Registers. The various register of this model are:



The main memory is used to store both data and instructions. The arithmetic logic unit is capable of performing arithmetic and logical operations on binary data. The program control unit interprets the instructions in memory and causes them to be executed. The I/O unit gets operated from the control unit.

The proposed is name as Von - Neumann's architecture. The main memory is used to store both data and instructions. This approach known as stored-program concept was first adopted by John von Neumann and hence the architecture of computer by John von Neumann's and hence the architecture of computer.

This approach known as stored-program concept was first adopted by setting the values of a portion of memory to be set or altered by reading them from the memory and a program could be set or altered by setting the values of a portion of memory.

In memory alongside the data. Then a computer could get its program could be represented in a form suitable for storing. The program could be represented in a form suitable for storing.

The Von - Neumann's architecture:

memory currently. This feature provides a significant processing result of this both instruction and data can be fetched from each memory space has its own address and data buses. As a separate memory spaces for the programs (instructions) and data. The Harvard architecture based computer consists of Harvard Architecture:

was not possible.

- low speed because concurrent fetching of data and instruction
- instruction and data being overlapped by each other.
- Required special hardware protection mechanism to protect Disadvantages:

- 4. Less effective due to same program and data memory.
- 3. inefficient use of memory.

• ease of loading program into memory

• Computer can handle instructions as easily as data

Advantages:

instruction to be fetched from memory.

PC - Program counter - It contains the address of the next

the instruction form a word in memory.

IR - Instruction Register - If it's used to temporarily hold being executed.

MR - Memory Address Register - Contains the 8-bit op code instruction

Memory of the word to be written from or read into the MR.

MR - Memory Address Register - It contains the address in

stored in memory or it's used to receive a word from memory

MR - Memory Buffer Register - It consists of a word to be

No pin IC

clock rate: 3 MHz

I/O clock: 9 MHz

Max. num I/O devices: 32 and maximum address memory

Bus width: 8 bit data bus, 16 bit address

Features of 8085:

Internal architecture of 8 bit Microprocessor 8085


- No optimum use of memory
- Higher cost due to separate program and data memory
- Memory and data into data memory had to be developed
- Methods or mechanism of storing program into program

Disadvantages:

- No overwriting of program and data
- So it provide higher speed
- Concurrent fetching of data and instruction was possible

Advantages:

Hg: Harvard architecture



based on Von-Neumann type architecture.

speed improvement when compared with microprocessor devices




Fig: 8085 Microprocessor: Functional Block diagram

8) Decoder

9) Fetch

3) Execute

Phase of Assembly language program execution:

internally, they are not available to the programmer.
Execution of some instructions. However, because they are used
These registers are used to hold 8-bit data during the
register array.

Instructions.

Register is not programmable and can not be accessed through any
Registers the sequence of events to follow. The instruction
The instruction register. The decoder decodes the instruction and
when an instruction is fetched from memory, it is loaded in
Instruction register and decoder:

on the data bus.

and clock signals are sync pulses indicating the availability of data
communication between the microprocessor and peripherals. The RD
with the clock and generates the control signals necessary for
This unit schedules all the microprocessor operations
Timing and control unit:

reset according to the result of the operation.
stored in the accumulator, and the flags (flip-flops) are set or
to hold data during an arithmetic/logic operation. The result is
and logic circuits, and five flags. The temporary register is used
it includes the accumulator, the temporary register the arithmetic
The arithmetic/logic unit performs the computing functions

The ALU:

control and serial I/O control.
unit, instruction register and decoder, register array, interrupt
It includes the ALU (Arithmetic/logic unit), Timing and control
Figure above shows the internal architecture of the 8085.

* END OF CHAPTER 1 *

In fetch phase microprocessor places the content of program counter on address bus and gets the opcode from the address. Micro-processor then saves the opcode in the instruction register.

Fetch:

In fetch phase microprocessor places the content of program counter on address bus and gets the opcode from the address. Micro-processor then saves the opcode in the instruction register.

Decode:

In this phase opcode from instruction register is decoded to identify the task to be performed.

Execute:

In this phase micro-processor generates appropriate control signals for the decoded opcode and executes.

buses; however, these lines are split into two segments: A15 - A8 and A14 - A12

The 8085 has 16 signal lines that are used as the address bus;

Address bus:

H8: The 8085 Microprocessor Pinout



and 6) serial I/O ports.

4) power supply and frequency signals, 5) extremely high speed signals
3) address bus, 2) data bus, 3) control and status signals;
microprocessor. All the signals can be classified into six groups:

Figure below shows the logic pinout of the 8085

The 8085 Microprocessor Pin configuration:

CHAPTER 9: 8085 MELT LAN AND ALE PROGRAMMING:

- packed chip packages.

			Fetch
		Write	T
	Read	T	T
	Halt (stop)	0	0
S0	S1	operation	

They are rarely used in small systems.

S1 and S0 : These status signals can identify various operations, but

generally I/O and memory control signals

operation. This signal is combined with RD and WR to indicate I/O operation; when it is low, it indicates a memory

I/O and memory operations. When it is high, it indicates I/O and memory operations. When it is low, it indicates

written into a selected memory or I/O location.

Indicates that the data on the data bus are to be

WR (write) : This is a write control signal (active low). This signal

be read and data are available on the data bus.

Indicates that the selected I/O or memory device is to

RD (Read) : This is a Read control signal (active low). This signal

AD₇-AD₀ are address bits.

begins an operation (machine cycle); it indicates that the bits on

This is a positive going pulse generated every time the 8085

ALE : (address latch enable)

beginning of the operation.

of the operation, and one special signal (ALE) to indicate the

WR), these status signals (I/O/M, S1 and S0) to identify the nature

This group of signals include two control signals (RD and

control) and status signals:

the data bus. [8 bit address and data are multiplexed].

The purpose. They are used as the low-order address bus as well as

The signal line's AD₇-AD₀ are bidirectional: they serve a dual

called the high-order address.

A₁₅-A₈, are unidirectional and used for the most signals (an 8-bit

(6) Power supply and clock frequency :
V_{cc} : +5V power supply
V_{ss} : Ground Reference
A crystal (or RC, LC filter) is connected at these two pins.
The frequency is internally divided by two; therefore, to operate a system at 3 MHz, the crystal should have a frequency of 6 MHz.
CLK (out) : Clock output: This signal can be used as the system clock for other devices.
EXTERNALLY INITIATED SIGNALS, INCLUDING INTERRUPTS:
INTR (input) : Interrupt Request: This is used as a general-purpose interrupt; it is similar to the INT signal for the 8080A interrupt. It is used to acknowledge interrupts.

INTA (output) : Interrupt Acknowledge: This is used to acknowledge externally initiated signals, including INT, RST 6.5, RST 5.5, and TRAP. Among these three, the priority order is 5.5, 6.5 and 7.5. They have higher priorities than the INT interrupt. Transfer the program control to specific memory locations. RST 7.5 (input) : Restart Interrupts: These are vectorized interrupts that occur when the processor receives a nonmaskable interrupt and has the highest priority. The interrupt is acknowledged by the INTA signal.

RST 6.5 (input) : RST 6.5 (input) : This is used as a general-purpose interrupt; it is similar to the INT signal for the 8080A interrupt. It is used to acknowledge interrupts.

TRAP (input) : Trap: This is a nonmaskable interrupt and has the highest priority. The interrupt is acknowledged by the INTA signal.

INTB (output) : INTB (output) : This is used to acknowledge the interrupt requests from the 8259A. It is used to acknowledge the interrupt requests from the 8259A.

RST 5.5 (input) : RST 5.5 (input) : This is used to acknowledge the interrupt requests from the 8259A. It is used to acknowledge the interrupt requests from the 8259A.

RDY (input) : Ready (input) : This signal is used to delay the microprocessor until a slow responding peripheral is ready to send or accept data. When this signal goes low, the microprocessor waits for an interrupt number of clock cycles until it goes high.

HLDA (output) : HLDA (output) : Hold Acknowledge: This signal acknowledges the use of the address and data buses. DMR (Direct memory access) controller is requesting the use of the address and data buses.

READY (input) : This signal is used to delay the microprocessor until a slow responding peripheral reads or writes data until a slow responding peripheral is ready to send or accept data. When this signal goes low, the microprocessor waits for an interrupt number of clock cycles until it goes high.

Register each of 8 bit. Accumulator is extensively used to store

Accumulator and Flag are the two special purpose

3) Special purpose Register:

RAMMER

For its internal operation and not available to the user or program.

W and Z are each of 8 bit and are used by processor

2) Temporary Register:

Register is available for the user to manipulate.

by using combination of BC, DE and HL. The general purpose store 8 bit of data at a time. 16 bit of data can also be stored

B, C, D, E, H, L are general purpose register. They can

3) General purpose Register:

4) 16 bit Register

3) Special purpose Register

2) Temporary Register

1) General purpose register

Registers in 8085:

Serial devices.

SOD : Serial output data. This pin outputs data serially to peripheral

real serial devices.

SID : Serial input data. This pin receives data serially from peripheral

Serial I/O ports:

Reset signal can be used to reset other devices.

RESET OUT : This signal indicates that the MPU is being reset. The

MPU is reset.

Counter is set to zero, the buses are tri-stated, and

RESET IN : When the signal on this pin goes low, the program

If $p=0$, there is odd number of 1's in the result
The Flag is reset.

An even number of 1's, the Flag is set. If it has odd number of 1's
After an arithmetic or logical operation, if the result has
an odd parity flag:

If $AC = 1$, there is carry from D₃ bit to D₄ bit

If $AC = 0$, there is no carry from D₃ bit

is used only internally for BCD operations
by digit D₃ and passed on to digit D₄, the AC Flag is set. The Flag
In an arithmetic operation, when a carry is generated

AC - Auxiliary Carry Flag:

If $Z = 1$, the result is zero

i.e. If $Z = 0$, the result is not zero

and the Flag is reset if the result is not 0.
The zero Flag is set if the ALU operation results in 0.

Z - Zero Flag:

If $S = 0$, the result is +ve
If $S = 1$, the result is -ve
used with signed numbers.

If $b_1 + D_3$ of the result is 1, the sign flag is set. This Flag is
After the execution of an arithmetic or logical operation.

Sign (S) bit (Flag):

[Program Status Word (PSW)]

Hg : 8 bit Flag register

S	Z	X	AC	P	X	D ₄
---	---	---	----	---	---	----------------

Flag Register holds the properties of an arithmetic and
logical operation. It is also, 8 bit register.
in input output operations.

Results of an arithmetic and logical operation. It is also used

- Copy between I/O and accumulator
- Copy between register and memory
- Copy between registers
- Load an 8-bit number in a register
- Load 16-bit number in a register pair
- Copy from register to register

These instructions perform the following six operations:

1. Data Transfers (Copy) Instructions:

$$\begin{aligned}
 C &= \text{contents of} \\
 R_p &= \text{Register Pair} \\
 RD &= \text{Register destination} \\
 RS &= \text{Register source} \\
 M &= \text{Memory Register (location)} \\
 R &= 8085 \text{ 8-bit register (A, B, C, D, E, H, L)}
 \end{aligned}$$

The following notations are used in the description of the

8085 instruction set:

- addresses of next instruction to be executed.
- the address of top of the stack. Program counter stores the
- during interrupt operation or subroutines call. Stack pointer holds
- bit registers. Stack stores the value of Flag and program counter
- stack / stack pointer and program counter are 16

4) 16-bit register:

IF $C = 1$ there is carry from D+bit

i.e. IF, $C = 0$, there is no carry from D+bit

as a borrow Flag for subtraction.

Flag is set; otherwise it is reset. The carry flag also serves

If an arithmetic operation results in a carry, the carry

carry flag:

If $P = 1$, there is even number of 1s in the result.

S.N.	Mnemonics	Operations	Example	Address
1.1	MVI R,8-bit	MVI R,A,4FH	Load 8-bit data (byte) in a Register	
1.2	MOV RD,R5	Mov B,A	Copy data from source register B to destination register A	
1.3	LXI R,16-bit	LXI B,0050H	Load 16 bit number in a register pair	
1.4	OUT 8-bit	OUT O1H	Send (write) data byte from the accumulator to an output device	(Port address)
1.5	IN 8-bit	IN 01H	Accept (read) data byte from an input device and place it in the accumulator	(Port address)
1.6	LDA 16-bit	LDA 9050H	Copy the data byte into A from the memory	
1.7	STA 16-bit	STA 8070H	Copy the data byte from A into the memory	
1.8	LDXA fp	LDX A	Copy the data byte into A from the memory	
1.9	STAX fp	STAX D	Copy the data byte from A into the memory	
1.10	MV R,M	MV A,M	Copy the data byte into register pair	
2.1	MV M,R	MV M,C	Copy the data byte from memory into register	
2.2	MOV M,P		Copy the data byte from memory into port	
2.3			Arithmetic Instructions:	
2.4	ADD R	ADD B	Add the content of B to the content of A	
2.5	ADD M	ADD M	Add the contents of memory to A; The address	
2.6	ADD A	ADD A	Add 8-bit data to the content of A	
2.7			Content of A and stores result at A	
2.8			• ADD . Subtract . Increment (add 1) . Decrement (subtract 1)	
2.9			The frequency used arithmetic operations are:	
2.10			• Add . Subtract . Increment (add 1) . Decrement (subtract 1)	
3.1	ADD R	ADD B	Add the content of B to the register to the	
3.2	ADD M	ADD M	Add the contents of memory to A; The address	
3.3	ADD A	ADD A	Add 8-bit data to the content of A	
3.4			Content of A and stores result at A	
3.5			• ADD . Subtract . Increment (add 1) . Decrement (subtract 1)	
3.6			• Add . Subtract . Increment (add 1) . Decrement (subtract 1)	

of memory is in HL register


9.14	SUB R	SUB C	SUB M	SUB B	SUB A	SUB P	SUB B	SUB A	SUB P	SUB B	SUB A	SUB P	SUB B	SUB A	SUB P
9.15	ADC M	ADC N	ADC O	ADC P	ADC Q	ADC R	ADC S	ADC T	ADC U	ADC V	ADC W	ADC X	ADC Y	ADC Z	ADC A
9.16	SBI 8-bit														
9.17	SBE R	SBE C	SBE M	SBE B	SBE A	SBE P	SBE C	SBE M	SBE B	SBE A	SBE P	SBE C	SBE M	SBE B	SBE A
9.18	SBE M	SBE B	SBE A	SBE P	SBE C	SBE R	SBE M	SBE B	SBE A	SBE P	SBE C	SBE R	SBE M	SBE B	SBE A
9.19	HL pair														
9.20	INR M	INR N	INR O	INR P	INR Q	INR R	INR S	INR T	INR U	INR V	INR W	INR X	INR Y	INR Z	INR A
9.21	DCR R	DCR E	DCR M	DCR D	DCR F	DCR B	DCR P	DCR T	DCR S	DCR U	DCR V	DCR X	DCR Y	DCR Z	DCR A
9.22	INR M	INR N	INR O	INR P	INR Q	INR R	INR S	INR T	INR U	INR V	INR W	INR X	INR Y	INR Z	INR A
9.23	ACI 8-bit														
9.24	ADC A	ADC B	ADC C	ADC D	ADC E	ADC F	ADC G	ADC H	ADC I	ADC J	ADC K	ADC L	ADC M	ADC N	ADC O
9.25	ADC M	ADC N	ADC O	ADC P	ADC Q	ADC R	ADC S	ADC T	ADC U	ADC V	ADC W	ADC X	ADC Y	ADC Z	ADC A
9.26	SBI 8-bit														
9.27	SBE R	SBE C	SBE M	SBE B	SBE A	SBE P	SBE C	SBE M	SBE B	SBE A	SBE P	SBE C	SBE M	SBE B	SBE A
9.28	SBE M	SBE B	SBE A	SBE P	SBE C	SBE R	SBE M	SBE B	SBE A	SBE P	SBE C	SBE R	SBE M	SBE B	SBE A
9.29	SBE M	SBE B	SBE A	SBE P	SBE C	SBE R	SBE M	SBE B	SBE A	SBE P	SBE C	SBE R	SBE M	SBE B	SBE A

3.10	CMP R			
3.9	XRA M			
3.8	XRI 8-bit	XRI 6A H		
3.7	XRA R	XRA Q		
3.6	ORI M	ORI M		
3.5	ORI 8-bit	ORI 8FH		
3.4	ORA R	ORA E		
3.3	ANAL M	ANAL M		
3.2	ANI 8-bit	ANI 8FH		
3.1	AND R	ANB B		
• AND • OR • X-OR (EXCLUSIVE OR) • Compare • Rotate Bits				
<u>These instructions include the following operations:</u>				


3.20	DR A	DR A	(Accumulator)	(Accumulator adjust)
			Accumulator to decimal value.	Converts the hexadecimal value of

A Jump Instruction:


4. Branch Instruction:




rotate the value of accumulator to the right




rotate the value of accumulator to the left




rotate the value of accumulator to the right




rotate the value of accumulator to the left




This instruction sets the carry flag (F4).



RCR will implement the value of RRC.



STC



RCR will implement the value of RRC.

ii) Conditional call:

Eg: CALL D123H

In the instruction, form the program counter being executed.

This instruction calls the next program with the address specified.

CALL 16-bit address:

ii) unconditional call:

ii) call instruction:

Eg: JNZ C000H, JC C123H

S.N.	Instruction	Description	Condition specified
8.	JNZ	Jump on no zero	$O = Z$
7.	JZ	Jump on zero	$T = Z$
6.	JPO	Jump on parity odd	$O = D$
5.	JPE	Jump on parity even	$T = P$
4.	JM	Jump on minus	$T = S$
3.	JP	Jump on plus	$O = S$
2.	JNC	Jump on no carry	$O = C$
1.	JC	Jump on carry	$T = C$
	Condition		

condition specified.

(i.e. jumps) as specified in the instruction and according to the

This instruction changes the value of program counter

ii) Conditional jump:

Eg: JMP D000H.

The instruction.

The value of program counter to the address location specified in

This instruction makes the program jump i.e. change

JMP 16-bit address:

ii) unconditional jump:

S.N.	Description	Condition	Call	Op	Reg
1.	RC	Return on carry	call on carry	Y = T	C
2.	RNC	Return on no carry	call on no carry	Y = 0	C
3.	RP	Return on plus	call on plus	S = D	C
4.	RM	Return on minus	call on minus	T = S	C

program according to the condition specified.

If returns the program form subroutine to main/calling

i) conditional return:

calling program unconditional.

This instruction returns the program from subroutine to main

RET

ii) unconditional return:

c) Return instruction:

S.N.	Description	Condition	Call	Op	Reg
1.	CC	call on carry	call on carry	Y = T	C
2.	CNC	call on no carry	call on no carry	Y = 0	C
3.	CP	call on plus	call on plus	S = D	C
4.	CM	call on minus	call on minus	T = S	C
5.	CPE	call on parity even	call on parity even	P = T	C
6.	CPO	call on parity odd	call on parity odd	P = 0	C
7.	CZ	call on zero	call on zero	T = 0	C
8.	CZ F19FH	call on non-zero	call on non-zero	0 = Z	C
9.	CD00AH				C

condition specified in the instruction.

This instruction calls the next program (subroutine) based on the

When the information is read from the stack then it is called push operation.

When the information is written into the stack the operation is called pop operation.

Push operation:

function call. There are two types of stack operation: push and pop

to store data or address, temporarily during subroutine or interrupt

stack is the portion of read/write memory set aside by user

Stack:

loaded from the stack and the main program continues.

program, at this point the value of the program counter is now

subroutine. After the subroutine is executed it returns to the main

program counter now stores with value of initial location of the

the value of program counter is stored into the stack and the

routine is carried out by all instruction call. After the call

the microprocessor returns to main program. Re-call of sub-

called to perform the task. After the execution of the task completes

execution from the main program to the subroutine whenever it is

the main program and the Microprocessor transfers the program

of repeated occurrence. If it is written as separate unit apart from

subroutine is a group of instructions that performs sub-tasks

Subroutine:

RP C010 H

functions carrying

eg: RZ F12F H

5.	RPE	Return on parity even	RNZ H	8.
6.	RPO	Return on parity odd	RTN H	7.
7.	RZ	Return on zero	RZ H	6.
8.	RPL	Return on no zero	RPL H	5.



eg: PUSH

by \downarrow and lower order byte is loaded into the stack.

If loaded into the stack. Again the value of SP is decremented


for this H, SP is decremented by \downarrow and higher order byte

This instruction pushes the data from memory into stack.



The 16-bit data is copied as HL pair register and then moved to stack pointer by SPH

LXI H, 16-bit data and SPH



eg: LXI SP, C021H

SP


9000

C021

LXI SP, C021H

HL

It copies the 16-bit immediate data to the stack
LXI SP, 16-bit data/addresses:



PC

9001

9000

00

00

C000

PC

0000

PC

i.e. HL \leftarrow PC

program counter.

This instruction copies the 16-bit data of HL pair to the stack

PCHL:


stack related instruction:

5 called pop operation.

This instruction copies the value of L register to the


• SHLD addresses:

Remaining Instructions from Data transfer group:



This instruction exchanges the value of HL pair with the

value of AXL




of this location is popped into 1st register of the register pair.

The SP is now incremented by 1 and the value in the stack pointed by SP is popped into 2nd register of the register pair.

During execution of this instruction, the value in the location


: de pop de



location and that of Flag register into (SP-2) location.

This instruction pushes the value of accumulator into (SP-2)

: VJ PUSH PSW



Q.1: LD A C000H // Load content of C000H to accumulator

lower 4-bit (nibble) and stores the result into location C00H.

Q.2: Write a program to read content of location C00H mask the

above terminate program.

HLT

MV B,D // Move value of register D to register B

MVI J,1BH // Copy value 1BH to register D

MV B,D

Q.3: 1019:

Q.4: NOP to copy 1BH of register D and copy the value of D

Programming [Assembly Language]

clock frequency

$$1 \text{ Instruction cycle} = 4 \text{ State} = 4 \times \frac{1}{\text{Clock Frequency}}$$


1 instruction cycle

This instruction temporarily pauses execution of program for

: NOP

This instruction stops the program currently being executed.


: HLT



: WHL

This instruction exchanges the value of DE and HL pair such that value of D is exchanged with H and that of E is exchanged with L.

: XCHG



: SHLD 4050

above the given location.

Given address location and value of H, register to one location

both register then output 01H at port 1.

bits except D0 from register B and C. If D0 is logic 1 in
bit 8 load the data g1H into register B and 8AH into C. MASK all
bits of D0 to 00000000.

Q4: HLT if both registers are equal.

OUT Port1

down: MVI A, 01H

JMP EXIT

OUT Port1

MVI A, 00H

JNZ down

CMP B

MVI B, byte1

MVI A, byte1

so1:

otherwise display 01H.

④ If two numbers are equal, display 00H at port 1.

⑤ Compare the content of A and B

⑥ Load B with byte2

⑦ Load A with byte1

⑧ WAP to do following

Q3: 10000000

00000000

STA CO01H // Store the content of acc into CO01H. HLD 1000H

10000000

ANI FOH // ANDing with FOH

HLT

// terminate the program.

MV B,A

ANI 01H

MV A,B

MVI C,8AH

MVI B,G1H

down : INX H

INR E

JNC down

ADD M

INX H

Mov A, M

MOV M, A
MOV M, A

LXI H, C000H

MVI B, 00H

and C003H.

Q.6 Map to add two 8 bit numbers: 1st number is at C000H and 2nd number is at C001H. The result are to be stored at C003H

Exit : HL1

down : STA C003H

Jmp Exit

STA C003H

Mov B, A

JNC down

CMP B

LDA C009H

Mov B, A

LDA C001H

and C003H. The result should be stored in C003H.

Q.5 Map to find the larger of two numbers stored in C001H and C009H.

Exit : HL1

out port 1

MVI A, 01H

JNZ exit

CPI 01 H

ANIA B

loop : LDI 01H

add C001H & C009H & store the result in C001H.

exit loop : JNC down

Mov A, C

- i) Immediate addressing mode
 - ii) Implicit addressing mode
 - iii) Indirect addressing mode
 - iv) Direct addressing mode
 - v) Register addressing mode
- immediate addressing mode
is called addressing mode. There are five different types of addressing modes in 8085.

Addressing modes of 8085:

- i) Execute: In this phase micro-processor generates appropriate control signals for the decoded opcode and execute.
- ii) Decode: In this phase address opcode form instruction register is decoded to identify the task to be performed.

In fetch phase micro-processor places the content of program counter on address bus and gets the opcode from the address. Micro-processor then save the opcode in the instruction register.

- iii) Fetch: In fetch phase micro-processor places the content of program counter on address bus and gets the opcode from the address. Micro-processor then save the opcode in the instruction register.
- iv) Execute: In this phase micro-processor generates appropriate control signals for the decoded opcode and execute.

Phase of assembly language program execution:

The 8085 instruction set is classified into the following

Classification of instruction based on size:

e.g.: LTH : halt

e.g.: NOP : No operation

operands.

Impaired by the level. The instruction of this mode do not have These are the instructions whose meaning are implied by the level.

iii) Implied or Inherent addressing mode:

by the port

STAX B : store value of ACC into location pointed

e.g.: MOV B,M : move content of M into register B.

M register or register pairs.

In this mode address is provided indirectly through

ii) Indirect addressing mode:

LDA D001H

e.g.: STA C000H

CH0N.

To be read from or written to is directly provided in the instruction.

In this mode 16 bit address form where data is

iii) Direct addressing mode:

MOV H, L

e.g.: MOV A, B

are registers.

In this mode both source and definition of data

iv) Register addressing mode:

LXI B, D000H

e.g.: MVI C, A0H

in the instruction.

In this mode 8 bit of data or operand itself is provided

IN A 8-BYTE INSTRUCTION: the first byte specifies the opcode, three bytes of address and the operand.

These instructions would require two memory locations each to store the binary codes.

Task	Address	Opcode	Operand	Hex code
Accumulator	3E	A, 89H	MVI	9000H
Load an 8-bit data byte in	32	3001H		
Register B	36	3002H	MVI	9001H
Accumulator	06	0, F9H	MVI	9003H

In a 8-byte instruction, the first byte specifies the operation code and the second byte specifies the operand. For example:

TWO BYTE INSTRUCTION:

These instructions are stored in 8 bit binary format in memory, each requires one memory location.

Task	Address	Opcode	Operand	Hex code
Add the contents of register B to the contents of accumulator	4F H	C, A	MOV	C000H
Copy the content of ACC in reg.C	4F H	C, A	MOV	C001H
Copy the content of reg.C to the content of register B	4F H	E	ADD	C002H
Accumulator	80H			

In the same byte. For example:

A 1-byte instruction includes the opcode and the operand.

ONE-BYTE INSTRUCTION:

1. 1-byte instructions
2. 2-byte instructions
3. 8-byte instructions

Three groups according to word size or byte size.

organized with system clock, and each T-state is equal to one clock period. clock period called sub-division or sub-task. This sub-division is single. If it is the time required to perform a machine cycle in one request. It consists of 8 to 6 T-states. such as memory read/write, I/O read/write or acknowledgeing external. It is defined as the time required to complete one operation.

Instruction. The 8085 consists of 1 to 6 machine cycles. It is the time required to complete the execution of any program.

The execution of any program consists of a sequence of read/write operation on which each operation transfers a byte of data between micro-processor and particular memory location. These read/write operations are only communication between microprocessor and other components and all that is necessary to execute any instruction or operation.

Instruction diagram:

Show the binary codes.

The instruction would require 3 memory location each to

Task	Load content of memory	8050H into accumulator	Transfer the program sequence to memory location	8051H
Hex value	Address	Op code	Op code	Op code
3AH	8050H	LDAA	3000H	3003H
50H	8050H	MOV A, R0	3001H	8001H
90H	8050H	MVI A, #3A	8000H	8003H
C3H	8050H			
85H	8050H			
90H	8050H			

Byte is the high-order address. For example:

and the following two bytes specify the 16-bit address. Note that the second byte is the low-order address and the third

Memory Read cycle:

Step 4: The instruction is decoded and executed.

Step 3: The byte from the memory location is placed on the data bus.

memory chip and active during T₂ and T₃.

Step 2: The control unit sends the control signal RD to enable the for op-code fetch.


signal goes high. IO/M goes low and both S₀ and S₁ goes high

at A₈-A₁₅ and lower order address is placed at A_{D0}-A_{D7}. Bit

counter on the address bus. At T₂, high order address is placed

Step 1: Microprocessor places the 16 bit memory address from program

H8: Timing diagram of op-code Fetch.



clock cycle.

The microprocessor needs to get (fetch) this machine code from the memory register where it is stored before the microprocessor can begin to execute the instruction. Op-code fetch cycle is of 4


the memory register where it is stored before the microprocessor

The microprocessor needs to get (fetch) this machine code from

The first operation in any instruction is op-code fetch.


Op-code fetch machine cycle:

Fig: Timing diagram of memory write cycle




- The processor takes 8th stages to execute this machine cycle.
- A data byte in a memory location.
- The memory write machine cycle is executed by the processor to write memory write cycle:

Fig: Timing diagram of memory Read cycle



- The processor takes 8th stages to execute this machine cycle.
- The memory Read cycle is executed by the processor to read a data byte from memory.


Hg: Timing diagram of IO write cycle



The processor takes 3T states to execute this machine cycle by into IO port.

The IO write cycle is executed by the processor to write a data byte into IO port.

Hg: Timing diagram of IO Read cycle




The IN instruction uses this machine cycle during the execution.

The processor takes 3T states to execute this machine cycle from IO port or from the peripheral, which is I/O, mapped in the system.

The IO Read cycle is executed by the processor to read a data byte from the system.


IO Read cycle:



so, IN 60H has opcode fetch, memory read and I/O read

Q. Draw a timing diagram for IN 60H.

Fig: Timing diagram for MVI B, 04H




so, This instruction copies the value of H into register B. so, this instruction includes op-code fetch and memory read to read data of H, MVI B, 04H

Q. Draw the timing diagram for MVI B, 04H.

MVS M,30H → opcode fetch + memory read + memory write
 DCX H,3AX H → opcode fetch (6-T states)
 LXI H,3000H → opcode fetch + memory read + Memory read
 OUT 60H → opcode fetch + Memory read + I/O write
 MOV A,18H → opcode fetch
 LDH 3000H → opcode fetch + Memory read + Memory read
 STA 3000H → opcode fetch + Memory read + Memory write

NOTE:

Fig: Timing diagram for INR M.



- Increments the memory content from 19H to 13H. (MW machine code)
- Key the content of that memory is 19H.
- Let the memory address be 4150H (MR code - To read memory)
- Fetching the opcode 34H from the memory 4105H. (of code)
- Draw a Timing diagram for INR M.

$$\text{Max. T-state} = 32 + 94 (65535 - 1)$$

$$= 32 + 94 (\text{Count} - 1)$$

$$\text{Total T-state} = 10 + 6 + 4 + 10 (\text{Count} - 1) + 6 + 4 + 10$$

10 + 4

4

4

6

10

T-state

2's up

OR A B

Mov A, C

Up : DCX B

LCXI B, Count (16-bit)

3) 16-bit counter:

$$\text{Max. delay} = 8574 \times 0.33\mu\text{sec} = 1.19\mu\text{sec} \quad \{ 3574 \times 1\mu\text{sec} \}$$

for a crystal of 6MHz.

$$= 3574$$

$$\text{Maximum T-state} = 18 + 14 (855 - 1)$$

$$= 18 + 14 (\text{Count} - 1)$$

$$\text{Total T-state} = 4 + 10 (\text{Count} - 1) + 4 + 4$$

4/10

2's up

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

4

MVI B, Count

Up : DCR B

2's up

MVI B, Count

Up : DCR B

2's up

MVI B, Count

Up : DCR B

2's up

MVI B, Count

Up : DCR B

2's up

MVI B, Count

Up : DCR B

2's up

MVI B, Count

Up : DCR B

2's up

MVI B, Count

Up : DCR B

2's up

8) 8-bit counter:

Then, NOP instruction occupies $4 \times 0.33\mu\text{sec} = 1.32\mu\text{sec}$

∴ T-state occupies $0.33\mu\text{sec}$

Clock period, $T = \frac{3\text{MHz}}{f} = 0.33\mu\text{sec}$

Operating frequency, $f = \frac{3}{8} = 0.375\text{MHz}$

for a crystal oscillator of 6MHz,

Total T-state occupied by 1 NOP = 4 T-state

∴ NOP

Time delay generation and counter program:

To generate the square wave

Assume that the system clock period is 395 nanosec. Use the part 30

Q. Map to combinational generate a square wave with a period of 500ns.

Step 1: $f_8 = \frac{1}{395}$

Step 2: $f_{14} = \frac{1}{395 \times 2}$

$f_8 = \frac{1}{395}$

$f_{14} = \frac{1}{395 \times 2}$

a. $\text{count} + 14 = 14.953$

$$a. \frac{0.5ms}{1ms} - 18 = 14(\text{count} + 1)$$

$$\text{Total delay} = [18 + 14(\text{count} + 1)] \times 0.5ms$$

$$\text{Total T-Slope} = 18 + 14(\text{count} + 1)$$

Delay calculation:

RET

JNZ UP

UP: DCR B

delay: MVI A, 8FH

Delay program

HLT

JNZ UP

DCR A

CALL delay ; generates 1 msec delay

UP: OUT 30H

MVI A, FFH

SO19: Main program:

MAIN: JZ END

each count and display the number at part 30H

a system with 0.5usec clock period. Set up 1 msec delay between

Q. Map to count combinational in hexadecimal form ff to 00 in

$$\text{Maximum delay} = 18.984 \times \frac{1}{2} \mu\text{sec.} = 0.95 \mu\text{sec.}$$

For a crystal of 6 MHz,

HLF
JMP UP
CALL delay
CALL delay } : 2 msec delay
OUT 30H
MVI A, 00H
CALL delay : 200 msec delay
OUT 30H
MVI A, 0E H
: Main program
SOL:

recording wave
period is 89.5 nsec. Use port 30 to generate the ~~the~~ wave
500 usec. on_period and 1 msec. off_period. Assume the system clock
is 1 MHz to continuously generate a rectangular wave with a period of
89.5 nsec.

$$110 = 6E H$$

$$\text{Count} = 109.6$$

$$\text{or, } \frac{395 \times 10^{-9}}{500 \times 10^{-6}} - 18 = 14 (\text{Count} - 1)$$

$$\text{Total delay} = [18 + 14 (\text{Count} - 1) \times 395 \times 10^{-9}]$$

$$\text{Total - T start} = 18 + 14 (\text{Count} - 1)$$

Delay calculation

RET

JNZ UP

UP: DEC B

delay: MVI A, 6E H

Delay program:

HLF

DO JMP UP

CALL delay : 200 msec delay

MVI A, 00H : 2 msec delay

CALL delay : 200 msec delay

DO MVI A, 0T H

Main program:

SOL:

BET

JNZ UP

UP: DCR B

MVI B, 6E H

Delay program

HLT

JMP UP

CALL delay

CALL delay

CALL delay

OUT 30 H

MVI A, 00 H

CALL delay

OUT 80 H

UP: MVI A, 01 H

Main program

= 1500usec.

$$\text{Q1: } T_{off} = 3 \times T_{on} = 3 \times 500\text{usec}$$

$$\text{Q1: } 4 \cdot T_{on} = T_{on} = T_{off}$$

$$\text{Q2: } 85\% = \frac{T_{on} + T_{off}}{T_{on} + T_{off}} \times 100\%$$

$$\text{Q3: duty cycle} = \frac{T_{on} + T_{off}}{T_{on}} \times 100\%$$

Wave

- Q4. Write to continuously generate a rectangular wave with a period of 500 usec, On period and 85% duty cycle. Assume the system clock period is 895 nsec. Use port 80 to generate the rectangular wave.

BET

JNZ UP

UP: DCR B

MVI B, 6E H

Delay subroutine:

$T_7 : [A] \rightarrow [MAB]$

$T_6 : [MAB] \rightarrow [CMAB], PC \rightarrow PC+1$

$T_5 : [MAB] \rightarrow [PC]$

Machine cycle: memory read

$T_4 : \text{decode}$

$T_3 : [IP] \rightarrow [MAB]$

$T_2 : [MAB] \rightarrow [CMAB], PC \rightarrow PC+1$

$T_1 : [MAB] \rightarrow [PC]$

Machine cycle: opcode fetch

Q. MOV A, B, JAH

$T_4 : \text{decode and execute}$

$T_3 : [IR] \rightarrow [MAB]$

$T_2 : [MAB] \rightarrow [CMAB], PC \rightarrow PC+1$

$T_1 : [MAB] \rightarrow [PC]$

Machine cycle: opcode fetch


Q. MOV A, B

Register transfer language.

operations that are performed in a single time slice (clock pulse) are called microoperations. Each micro-operation transfers data info or out of data bus. Language representing such data flow is known as microprogram. Machine language is a sequence of microoperations.

e.g.: program hierarchy

Machine cycle
Machine cycle
Machine cycle



BTL (Register Transfer logic)

Machine cycle: Opcode fetch

$T_1 : [MAD] \rightarrow [PC]$

$T_0 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_3 : [IP] \rightarrow [MAD]$

$T_4 : \text{decode}$

Machine cycle: Memory read

$T_5 : [MAD] \rightarrow [PC]$

$T_6 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_7 : [L] \rightarrow [MAD]$

$T_{10} : [K] \rightarrow [MAD]$

$T_9 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_8 : [MAD] \rightarrow [PC]$

Machine cycle: Memory read

Mov M1A

$T_4 : \text{decode}$

$T_5 : [MAD] \rightarrow [PC]$

$T_6 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_7 : [MAD] \rightarrow [PC]$

Machine cycle: Memory read

$T_8 : [L] \rightarrow [MAD]$

$T_9 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_{10} : [MAD] \rightarrow [PC]$

Machine cycle: Memory read

$T_4 : \text{decode}$

$T_3 : [IP] \rightarrow [MAD]$

$T_0 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_1 : [MAD] \rightarrow [PC]$

Machine cycle: Opcode fetch

$T_3 : [IP] \rightarrow [MAD]$

$T_6 : [MAD] \rightarrow [A]$

$T_5 : [MAD] \rightarrow [AL]$

Machine cycle: Memory write

$T_4 : \text{decode}$

$T_3 : [IP] \rightarrow [MAD]$

$T_8 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_1 : [MAD] \rightarrow [PC]$

Machine cycle

$T_4 : \text{decode}$

$T_5 : [MAD] \rightarrow [PC]$

$T_6 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_7 : [MAD] \rightarrow [PC]$

Machine cycle: Memory read

$T_8 : [L] \rightarrow [MAD]$

$T_9 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_{10} : [MAD] \rightarrow [PC]$

Machine cycle: Memory read

$T_4 : \text{decode}$

$T_3 : [IP] \rightarrow [MAD]$

$T_0 : [MAD] \rightarrow [[MAD]], PC \rightarrow PC + 1$

$T_1 : [MAD] \rightarrow [PC]$

Machine cycle: Opcode fetch

of data from memory, it put the address of the desired word on the data bus. For example, if the CPU requires to read a word (8, 16 or 32) bits are used to designate the source or destination of the data on the address bus which consists of a number of separate lines. If it's unidirectional bus form microprocessor to the peripherals.

2. Address Bus:

Memory module take during each instruction code. Long as in the case of Intel 8088 then the CPU must access the data bus is 8 bit wide and each instruction is 16 bits long as the width of the data bus is 8 bit wide and each instruction is 16 bits long as in the case of Intel 8088 then the CPU must access the memory module twice during each instruction code. If the data bus is 8 bit wide and each instruction is 16 bits long as in the case of Intel 8088 then the CPU must access the memory module twice during each instruction code. The overall system performance depends on the width of the data bus is a bi-directional bus for data transfer to and from the peripherals. The width of the data bus is ~~size~~ a key factor in determining lines determines how many bits can be transmitted at a time. Since, each line can carry only one bit at a time, the number of lines determines how many bits can be transmitted at a time. The number of lines is referred to as the width of the data bus. The data bus consists of a number of separate lines : 8, 16, 32 or 64 system modules. The data bus provides a path for monitoring data between the peripherals.

1. Data Bus:

Three functional groups : Data bus, Address bus and control bus. fundamentally, in any system bus, the lines can be classified into two groups to carry data and control signals. If it's actually a group of wires to carry data between peripherals and memory, it's called data bus. If it's a group of wires to carry control signals, it's called control bus. If it's a group of wires to carry address signals, it's called address bus. Bus refer to common communication path between microprocessor and peripherals.

Bus Structure:

I/O read: data from the addressed I/O port to be placed on the bus

I/O write: data on the bus to be output to the addressed I/O port

Memory Read: data from the addressed location to be placed on the data bus.

Memory write: data on the bus to be loaded into the address location.

Some of the control signals are performed.

action, where as command signals specify operations to be

The timing signals indicate the validity of data and address information between the system module

The control signals transmit both command and timing information performed.

for every operation (such as memory read or I/O write, etc) it generates specific control signals

These are not groups of lines like address or data buses, but individual lines that provide a pulse to indicate the microprocessor operation.

The control bus is comprised of various signal lines that carry synchronization signals.


each of those address

A memory location or an I/O device can be represented by a passed address

using capability of such microprocessor is also an address that microprocessor can access is 2^N , or maximum address

If there are N no. of address lines (wires), the number of possible memory capacity of the system.

The width of the address bus clearly determines the maximum address bus.



is limited to clock period.

- All devices on the bus can read clock signal and all events starts at the beginning of clock cycle.
- A single $t \neq 0$ is called a clock cycle or bus cycle.
- A regular sequence of 1's and 0's are transmitted by the clock.
- Occurrence of each event in the bus is determined by clock.
- All devices on the bus can read clock signal and all events starts at the beginning of clock cycle.
- All devices operates at a fixed rate.
- System can not take advantage of device performance i.e. speed.

Synchronous Bus:

synchronous and asynchronous bus:

Interrupt ACK: - indicates that the pending interrupt has been recognized.

Interrupt Request: - indicates that an interrupt has been pending.

The control of bus


Bus grant: - indicates that a requesting module has been granted for

Bus request: - indicates that a module wants to gain control of the bus.

Transfer ACK: - The bus indicates that data have been accepted from or placed on


- A memory unit is a collection of storage cells together with associated circuits needed to transfer the information in and out of memory.
- A memory is a group of 1s and 0s and may represent a number.
- A memory stores binary information in groups of bits called bytes. A memory is usually stated as the total number of bytes that can be stored, an instruction or any other binary coded information. The capacity of memory is usually given in bytes and kilobytes.

- CPU issues start signal to indicate presence of address and data bus.
- If the CPU issues memory read signal and places memory address on address bus, memory gets the address after one clock/delay and if places data on data bus and acknowledge signal to indicate data has been sent.
- System speed can be faster than clock speed.
- CPU issues read signal and places address on address bus.
- After allowing these two signals to stabilize, it passes MYNC signal to indicate valid address on bus.
- Address valid memory responds with valid data and SYNC signal.
- Master slave synchronous bus



- Accuracy of one event on the bus depends on the occurrence of previous event.
- Accuracy of one event on the bus depends on the occurrence of previous event.
- If the CPU issues memory read signal and places memory address on address bus, memory gets the address after one clock/delay and if places data on data bus and acknowledge signal to indicate data has been sent.
- If the CPU issues start signal to indicate presence of address and data bus, memory gets the address after one clock/delay and if places data on data bus and acknowledge signal to indicate data has been sent.
- If the CPU issues start signal to indicate presence of address and data bus, memory gets the address after one clock/delay and if places data on data bus and acknowledge signal to indicate data has been sent.

- base, OS etc. That are not needed for the processor continuously.
- If it's the storage area used to hold large data like compiler, data etc.
- Secondary Memory:
- Eg: Registers (A, B, C, D, etc)
- High execution speed so cost is also high. For this reason manufacturer manufactures.
- Processor memory refers to set of microprocessor registers. They are used to hold temporary results when computation is in progress.



Classification of memory:

Non volatile: No data loss even after power off.

Eg: RAM, CCD [charge coupled device]


Volatile: data loss after power off (RAM, SRAM, DRAM, etc.)

FFFA and we call it 64KB memory.

of $2^{16} = 65536 = 64\text{KB}$ memory address ranging from 0000H to FFFFH

$$D = D_3 D_2 D_1 D_0$$

↳ Here each horizontal row is a memory location. The four contacts three diodes, R₁ contains one diode and so on. The output of ROM is:



↳ The operation of ROM can be described with following figure.

↳ used to store BIOS, boot strap loader etc.

→ altered.

↳ It is used to store the data and program that are not to be read only.

↳ ROM (Read only memory) is non volatile memory and can be read only.

→ ROM:

much slower. It can be divided into two groups: ① ROM ② RAM
more larger than processor memory and its execution speed is prior to execution. Usually the size of primary memory is much larger than secondary memory and data must be within primary memory that means all programs and data must be within primary memory.

→ It is the storage area where all the programs are executed.

→ Primary memory:

and then executed by the processor.

→ Content of secondary memory is first copied to primary memory.

→ Slow devices e.g.: HDD, floppy disk etc.

- In switch position 0, high voltage turns on diodes in R0 register; all other diodes are off; Thus the word stored at memory address 0 is,
- $$J = 0111$$
- Similarly at memory location 1,
- $$J = 1000$$
- Similarly, data are in other registers are stored by the manufacturer during the time of IC manufacture.
- The data are permanently stored once that diodes are wired in place Transistors and MOSFETs can also be used in place of diode, but the basic principle is same.
- ROM can be classified as:
1. Masked ROM:
- In this ROM, a bit pattern is permanently stored and user cannot change it.
- Programming is done during manufacturing and the manufacturers are equipped with this.
2. PROM (Programmable ROM):
- This memory has niche or polysilicon wires arranged in a matrix.
- These wires can be functionally viewed as diode or fuse.
- The memory can be programmed by the programmer with a special high PROM programmer that selectively burns the fuse on applying high current according to the bit patterns to be stored.
- The process is known as burning of ROM and the information stored is permanent.
- 3) EEPROM [Erasable PROM]:
- EEPROM uses MOSFETs
- Data is stored with PROM programmer
- Later data can be erased with UV light

④ Dynamic RAM (DRAM):

- expensive and power consuming
- called static because data does not need a constant update
- FASHY but physically bulky.
- made up of Flip Flops and stores bits as voltage
- each cell has 6 transistors
- at any sequence.

⑤ SRAM (Static RAM):

- Two types:
- Data can be read from or written into the selected address
- Data for the immediate use of the processor.



⑥ Random Access Memory or Read write Memory:

- must be erased either entirely or at the sector (block) level.
- EEPROM can be erased at register level but Flash memory
- Only difference is erasure procedure
- Modified EEPROM

!! FLASH memory:

- used in high speed circuits.
- Writing to EEPROM is much slower than RAM thus it can not be electrical pulses.
- If can be completely erased or have certain bytes changed using
- Non volatile like EEPROM but does not require UV-light to erase
- EEPROM [electrically Erasable PROM]:

- to avoid accidental erasing.
- Once the chip is programmed, it's covered with opaque tape
- programmeable
- wipe out stored contents. i.e. EEPROM is UV erasable and electrically
- The light passes through the window on the chip. The effect is to



- uses capacitor to store bits
- bits are stored as charge
- if charge exists in capacitor, it is翻转ed as it otherwise is.
- there is a chance of charge leakage from the capacitor thus needs constant refresh.
- faster than ROM but slower than SRAM
- high packing density
- low cost
- requires odd/hand circuitry for refresh.


→ The select line is high.

→ The data line is high (to store)

Write operation:

→ Transistor acts as switch.

→ The capacitor is to store the bit



a) Dynamic RAM cell:

→ The stored bits appears on \overline{Q}_1 and \overline{Q}_2 .

→ \overline{Q}_1 's are turned on via row select line [high]

Reading from cell:

→ Similar stable state exists when $D = \text{low}$ and $\overline{S} = \text{high}$.

→ The forced state is the self stabilizing one and stable bits.

→ When forcing signals are removed, the flip flop will continue to hold

\overline{Q}_1 is turned on and \overline{Q}_2 off

→ The data lines are forced with $D = \text{high}$ and $\overline{D} = \text{low}$.

→ Access transistor Q_A is turned on via row select line [high]

Write on cell:

→ Which is done by turning select line high.

→ Before reading or writing on cell, the cell must be selected

cell, they serve as I/P

from cell the D and \overline{D} serve as O/P lines, while writing to


which forces \overline{Q}_1 and \overline{Q}_2 to opposite values. When reading the bit

→ The D and \overline{D} are data lines. There is external driving circuitry

→ Cross connection with \overline{Q}_1 and \overline{Q}_2 respectively forms a flip flop.

→ The transistor Q_3 and Q_4 are pulled up load transistors and their

- Internally a memory consists of address decoder, input buffer, output buffer, registers with address lines, data lines and RD, WE, CS control lines.
- The number of address lines will be determined by the memory size.
- The number of data lines will be determined by the memory capacity.
- For $8 \times m$ memory capacity, the number of address lines = n and the number of data lines = m .
- Let's consider the 8×8 memory device with 8-registers, 3-to-8 decoder, an input buffer and an output buffer. The device will have 3 address lines and 8 data lines. It will also have control lines RD, WE and CS.






Internal structure of memory:

- Data on capacitor is received via data line.
- Select line is high:
 - Read operation:
- When data and selection line goes low, capacitor retains its charge.
- MOSFET is turned on and capacitor is charged

address i.e. to identify only one location for a given address.

- Address decoding is a process which identifies a register for a given address decoding:

Here, OE ← Output enable buffer
WE ← write enable buffer
CS ← chip selection enable



① be able to select the chip

② Identify the register

③ enable the appropriate buffer

→ To perform this operation, the microprocessor should

→ The primary function of memory interfacing is that the microprocessor should be able to read from and write into a given register

→ Basic concept in memory interfacing:

used to select the chip (CS)

- The remaining address lines of the microprocessor address bus are

- except that output buffer is enabled with RD signal.

- To read from memory, the process is similar to write operation placed in the selected register.

- The control signal enables the input buffer and data are sent to the active low WE control signal.

- Then the microprocessor places the data on the data bus and

- The decoder decodes the address and selects the register.

address on the A address line.

- To write on 8-bit word, the microprocessor places the register

1. In other words, the method used to select the correct I/O function is the correct chip's selection address.	2. The correct chip's selection address decoding and we use the address bus to accomplish the selection.	3. The addresses of a device is determined from the way in which the address lines from the processor are used to derive a special device selection signal known as chip select (CS).
4. There are 2 common methods for mapping address of these devices to I/O mapped I/O ① I/O mapped I/O devices:	5. I/O mapped I/O difference between I/O mapped I/O and Memory-mapped I/O:	6. I/O mapped I/O difference between I/O mapped I/O and Memory-mapped I/O
7. 8 bit address for I/O devices	1. 16 bit address for I/O devices	1. 8 bit address for I/O devices
8. e.g.: STA C00H 8085	9. e.g.: STR C00H 8085	2. OUT 30H for 8085
9. 8 ¹⁶ = 65536 I/O devices can be connected.	10. More hardware required to connect the 16 bit address decoder 8 bit address.	3. More hardware required to decode the 16 bit address decoder 8 bit address.
10. e.g.: STC C00H 8085	11. More hardware required to connect the 16 bit address decoder 8 bit address.	4. Control signals used are: IOB
11. The execution speed is always slow and I/O	12. The execution speed is always same since IN and OUT has the same timing between I/O and T-Sync.	5. The execution speed is always slow and I/O
12. the instruction used is memory and memory access is slower than data transfer can be between I/O.	13. The memory map is shared between I/O.	6. Data transfer between I/O and T-Sync
13. Any reading or writing memory location is done through memory and I/O.	14. The memory map is independent of I/O map accumulator	7. The memory map is performed directly with I/O
14. Arithmetic and logical operation can't be performed directly with I/O		

→ We have to interface only one memory, so we do not use decoder signal.

for memory and rest of lines i.e. 5 are used to generate chip enable for memory and rest of lines. Thus, out of 16 address lines available, we use 11 as address lines. → We need 11 address lines.

$$11 = 2^k \Rightarrow k = 4$$


$$11 = 2^k \times 2^m \Rightarrow 2^m = 11 \times 2^4 = 8 \times 11$$

To find no of address lines,

so, Here, size of memory = $8K \times 8$

Interface face $8K \times 8$ ROM with 8085-UP at starting address 0000H

Memory interfacing examples:



Generation of control signals:

left don't care. This technique reduces hardware but generates multiple addresses resulting in a feedback memory space.

In this address decoding some address lines are not used for memory register must be decoded. So, chip select in this address decoding technique, all address lines that can be accessed by only one address.

① Absolute:

Address decoding types:

ending address 0 0 0 0 1 1 0 0 1 1 1 1 1 1 = 338FH

start address: 0 0 0 0 1 0 0 0 0 0 0 0 0 0 = 0800H
end address: 0 0 0 0 1 1 0 0 0 0 0 0 0 0 = 3500H

for RAM1
start address: 0 0 0 0 1 0 0 0 0 0 0 0 0 0 = 2200H
end address: 0 0 0 0 1 1 0 0 0 0 0 0 0 0 = 2900H

A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

Address decoding:

so, no. of address lines = 6

size of RAM1 = 64 bytes

: no. of address lines = 6


$$\Rightarrow 2^6 = 64$$

so: size of RAM1 = 64 bytes

of 64 bytes each at address 2800H and 3300H resp.

Design an address decoding circuit to interface two RAM chips/blocks

H/W: Circuit interfacing two RAM with 8085 CPU



to derive CS signal.


Thus, A0 - A10 are used for memory address and A11 - A15 are used

start address: 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 = 0800H	end address: 0 0 0 0 1 1 0 0 1 1 1 1 1 1 1 1 = 338FH
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

Total address lines = 11 for all three RAM.


$$T_{LP} = \theta_{LQ} = 8 \times 8 \mu s$$

Here, size of RAM = 8 kB




Q3# Interface three 8 kB RAM with 8085 microprocessor.

64 bytes RAM with 8085 uP.
Fig: Circuit interfacing two



8 summing for memory mapped I/O.
Fig: interfacing 8085 up with 8 LFDs and



related control signals.

Note: In peripheral-mapped I/O, a device is identified with an 8-bit address and enabled by memory and enabled by I/O-related control signals. In memory-mapped I/O, a device is identified with a 16-bit address and enabled by memory-mapped I/O.

#84 Interface 8085 microprocessor with 8 LFDs and 8 switch for memory mapping address 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 ending address 0 = 1FFFH.

For RAM 3 sf - address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ending address 0 = 1000H

For RAM 2 sf - address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ending address 0 = 0FFFH

For RAM 1 sf - address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ending address 0 = 0800H

Address decoding 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ending address 0 = 0FFFH

sf - address 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ending address 0 = 0000H

A15 A14 A13 A12 A11 A10 A9 A8 A7 RD RS A6 A5 A4 A3 A2 A1 A0

Address decoding

thus address line 9 = 10

$$\Rightarrow g_{10} = 14B$$

Here, size of RAM = 1KB

ending address															
= FFFF															
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0															
for buffer:															
address decoding table															
5010:															
mapped I/O configuration:															
# Interface 1KB RAM, 8 LEDs and 8 switches for all memory															
write operation is performed and thus latch or buffer is selected.															
value at <u>MEMW</u> and <u>MNP</u> helps to determine whether read or															
So, there is no + address range in this case.															

port address for 8 switches is $\rightarrow A5 A4 \dots A0$

and, port address for latch i.e. 8 LEDs is $\rightarrow A15 A4 \dots A0$

port address for memory mapping.

The CPU issues a command then waits for I/O operations on a device. The CPU is faster than the I/O module, the problem is that the CPU has to wait a long time to be complete. As the CPU is faster than the I/O module, the problem will be solved if the CPU can turn to be ready for either reception or transmission of data. The CPU, while waiting must repeatedly check the status of the I/O module, and this process is known as polling. As a result, the level of the performance of the entire system is severely degraded.

A CPU under driver software control to access registers or memory


Programmed I/O (PIO) refers to data transfers initiated by a CPU under driver software control to access registers or memory

Programmed I/O

Interrupts:

I/O configuration.

Fig: Interfacing 1KB RAM, 8 LEDs and 8 switches for all memory mapped



Programmed I/O basically works in these ways:

- CPU requests I/O operation
- I/O module performs operation
- I/O module sets status bits
- I/O module checks status bits periodically
- I/O module does not inform CPU directly
- I/O module does not interrupt CPU
- CPU may wait or come back later

Interrupt driven I/O:

The CPU issues commands to the I/O module then proceeds with its work.

For input, the device interrupt the CPU when new data has arrived and is ready to be received by the system bus. The actual actions to perform depend on whether the device uses I/O port or memory mapping.


For output, the device delivers an interrupt either when it is ready to accept new data or to acknowledge a successful data transfer. Memory-mapped and DMA-capable devices usually generate interrupts to tell the system they are done with the buffer although interrupt relieves the CPU of having to wait for the device, but it is still inefficient in data transfer of large amount because the CPU has to transfer the data word by word between the devices, but it is still inefficient in data transfer of large amount.

The basic operations of interrupt:


- CPU issues read command
- I/O module gets data from peripheral whilst CPU does other work
- I/O module generates CPU interrupt
- CPU reads data from memory
- I/O module transfers data
- CPU module transfers data
- I/O module transfers data

I/O module transfers data

Fig: 8955A Block diagram



Block diagram of 8955A:



into the control register.

The function of these ports are defined by writing a control word line port.

Individual bits of grouped into two 4-bit ports or used as a single 8-bit known as port C out of which each bit of port C can be used as

into two 8-bit ports; port A and port B. The remaining 8-bits are collectively packed

The 8955A has 84 I/O pins [40 pins in total] which are grouped somewhat complex. It is compatible with almost all microprocessors.

is flexible, versatile and economical when multiple I/O ports are required, but is highly complex. It is a widely used programmable parallel I/O device. It

8955A (parallel memory peripheral interface):

D6	DS	mode	x	2
0	0	0	1	1
0	1	0	0	0
1	x	x	1	0

for group A

= 1 : IO mode is selected

R₇: IO/B5R = 0 : ESR mode is selected

D4	D5	DS	mode	PA	PCU	Mode	PE	PL
1	0	0	0	0	0	0	0	0

Config word:

• Port C for handshaking

mode 0 or mode 1

• Port B either in A, B & C

or reset and no for port A

• Simple I/O for port A and B for I/O • Bidirectional mode

mode 2

Port C for handshaking


for port A

effected in I/O mode.

• Port C bit set

[bit Set-Reset]

ESR mode



C5	A1	A0	selected	port A	port B	Port C	conflict Register	None (CR)	x	x	1
0	0	0	0	0	1	1	1	1	1	0	0
0	0	1	1	1	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0

The I/O port \$ or conflict register is given below:

C5, R0, A1: C5 is the master chip select and R0 and A1 specify one of

input mode.


Reset: When high, it clears the conflict register and sets all ports into the

high state. When low, the MPU writes data into a selected I/O port of 8857A

Select I/O port of the 8857A


D7: When this signal is low, the micro-processor unit reads data from a

HEO = T T T 0 0 0 0
 HE0 = 0 T T 1 1 1 0 = DEH
 HFO = T T T 0 0 1 1 = OFH



MO8 = 0 0 0 0 0 0 1 = 80H
 MO8 = 1 1 1 0 0 0 0 = 83H
 (control Register Address \$9 = 83H)

and delay subroutine is available)
 and reset them after 10ms. (Assume control register address = 83H
 Q# Write a BSR control word sub-routine to set bits PC4 and PC3



Using BSR mode we must use I/O mode control word to configure port at a time by writing a BSR control word into the control register. Before

The BSR mode is only used to set/reset one of the 8 bits of port

BSR mode:

$D_3 = 0 : \text{Port A in I/P mode}$
 $D_0 = 0 : \text{Port C4 in O/P mode}$
 $D_1 = 0 : \text{Port A in I/P mode}$
 $D_2 = 0 : \text{Port C4 in O/P mode}$
 $D_3 = 0 : \text{Port C4 in I/P mode}$
 $D_0 = 0 : \text{Port C4 in O/P mode}$
 $D_1 = 0 : \text{Port A in I/P mode}$
 $D_2 = 0 : \text{Port C4 in O/P mode}$

[after time]

If it needs to be referenced as a

data in a CPU register or memory

or memory + capability
3. ports do not have knowledge

their current values, then since the
input ports are buffered, not latched [the CPU only has to read
the inputs changing after being latched].

which holds its output constant even if

1. output ports are latched [the bits are put into a storage register
individually.

half of port can be programmed as an input or output port
and port C as two 4-bit simple I/O port, where each port or
In this mode, PA and PB are used as two simple I/O ports
I/O mode 0:

MLT.

OUT 83H : PC4 reset
MVI A, 0E : load accumulator with the byte to reset PC4
OUT 83H : PC4 reset
MVI A, 06H : load accumulator with the byte to reset PC4
OUT 83H : This is a 10ms delay
MVI A, 0F4H : load byte in accumulator to set PC4
OUT 83H : set PC4 = 1
MVI A, 0F4H : load byte in accumulator to set PC4
OUT 83H : set PC4 = 1
MVI A, 80 : load C0 to CL
OUT 83H
Program:

TO RESET PC3 0 0 0 0 0 1 1 0 = 06H

JMP UP

OUT F8H

PLC

RLC

RLC

RLC

IN FAH

OUT FOH



IN F1H

OUT F8H

UP: MVI A, 83H

Program:

KEY =	I	I	O	O	I	I	T	T	T	T	=	CP
F8H =	0	I	I	O	O	I	T	T	I	T	=	PC
F1H =	I	I	I	I	O	O	O	O	I	I	=	PIB
FOH =	I	I	I	I	O	O	O	O	I	I	=	PA
A7 A6 A5 A4 A3 A2 A1 A0	0	0	0	0	0	0	0	0	0	0	=	



Interface a 8255A PPI with 8085 up such that its port + 8 addresses starts at FOH. Configure PA and PCU as output port + 8 and the remaining port as input port. Then write to read the 10 ports add display the reading at 8F port. The 8085 will read the 10 ports

This is reset by the falling edge of RD signal.

MPU. This signal is generated if STB, IEF and INT6 are all at logic 1.

This is an output signal that may be used to interrupt the MPU and peripherals before data transfer. The feature of this

8. INTA (Interrupt request):

reads the data.

that the I/O latch has received the data byte. This is need when the MPU

This signal is an acknowledgement by the 8255A to indicate

9. IEF (Input buffer full):

device to indicate that it has transmitted a byte of data.

This signal is active low and is generated by a peripheral

1. STB (Strobe input):

By mode, input starts word.

I10	I10	IEF _A	INTEA	INTRA	INTFB	IEFB	INTFB
-----	-----	------------------	-------	-------	-------	------	-------

Input handshake signals:

separately.

Therefore input and output functions in mode 1 are discussed

handshake signals very according to I/O functions of a port.

In 8255A, the specific lines from port C used for

↓ Interrupt + logic is supported

↓ Input and output data are latched

Remaining two lines of port C can be used for I/O functions.

↓ Each port uses three lines from port C is handshake signals.

↓ Either input or output ports

↓ Ports A and B function as 8-bit I/O port. They can only

mode include the following:

In mode 1, handshake signals are exchanged between the MPU and peripherals before data transfer. The feature of this


I/O mode 1 (Input / output with handshake)

Hg: mode 1 output status word


INTFA	INTEA	I/O	I/O	INTFB	INTFEA	INTFB	INTFE
-------	-------	-----	-----	-------	--------	-------	-------

Output handshake signals:

Hg: mode 1 I/P Timing diagram.



Hg: 8255A mode 1 input configuration.




PC₉

The generation of INTA signal. The two flip-flops INTFA and INTFB are set/cleared using the GSR mode. The INTFA is enabled or disabled through PC₄ and INTFB is enabled or disabled through PC₅. The INTFA and INTFB are set/cleared using the GSR mode. The INTFA is enabled or disabled through PC₄ and INTFB is enabled or disabled through PC₅.

4. INT (Interrupt enable):

Hg: Mode + configuration & timing diagram



by PC₆ and PC₉ respectively.

This is an internal HIP-HOP and needs to be set to generate the INTA signal. INTEA and INTFB are controlled by PC₆ and PC₉ respectively.

4. INT [Interrupt enable]:

edge of WP.

When OB_F, ACK_C and INTF are all at logic 1 and released by falling edge of ACK_A signal. This signal can be used to interrupt the MPU to requests + the next datatype for output. The INTA is set when OB_F, ACK_C + INTF are all at logic 1 and released by falling edge of ACK_A signal. This signal can be used to interrupt the MPU + requests + the next datatype for output. The INTA is set by the rising edge of ACK_A signal and it is set by the rising edge of WP.

3. INTF [Interrupt + request]:

When the peripheral receives the data from the 8255A. This is an input signal from a peripheral that goes low to indicate to an output peripheral that new data are ready to be read. It goes high again after the 8255A receives an ACK from the peripheral.

2. ACK [acknowledgment]:

MPU writes data into the output latch of 8255A. This signal indicates to an output peripheral that new data are ready to be read. It goes high again after the 8255A receives an ACK from the peripheral.

1. OB_F [Output buffer full]:

8855 A by enabling the STB.

step 3 : The slave MPU places data byte on the databus and informs the port A is available to transfer a databyte.

step 4 : The slave MPU checks the handshake signal TBF to find out whether slave to master:

reading at the same time by making the ACK low.


step 4 : The slave MPU reads data from port A and acknowledges the for data availability.

step 3 : The slave checks bitmasking the OFF signal from the master slave by causing the signal OFF to go low.

step 2 : The master writes data into port A and the 8855A informs the previous byte has been received by the slave MPU.

step 1 : The master MPU reads the status of OFF to vary whether the master to slave:

Fig: Master - Slave configuration using 8855A I/O mode 2.



Data transfer between master and slave MPU:

shake for port B.

signals with remaining three being used as simple I/O port or hand mode 0 or mode 1. Port A uses 5 signals from port C as handshake mode port A can be used as bi-directional port and port B either in transfer between two computers or floppy disk controller interface. In this

This mode is used primarily in application such as data I/O mode 2 (bi-directional data transfer):

In buffer mode, $\overline{SP1EN}$ is used to enable data bus buffer:

$$= 1, \text{ if } \overline{SP1EN} = 0$$

$$\text{If } \overline{SP1EN} = 0, \text{ it is slave}$$

mastered or slave.

In cascade mode, $\overline{SP1EN}$ is used to determine whether the chip is configured as master or slave.


CS0, CS1 and CS2 are used in cascade mode. In cascade one chip is configured as master with address & slave. These pins are used as I_H = 1, I_{CW2}, I_{CW3}, I_{CW4} and CS0 are selected.

A₀: If A₀ = 0, I_{CW1} is selected

be used to define 64 priority levels.

of these 8 pins can also be defined. In cascade mode this chip can provide 8 interrupt pins on the processor instead of one. The priority to the instruction written in its control register. This is equivalent to 8 interrupt lines which can manage 8 interrupts according

Fig: 8259 Block diagram



Programmable Interrupt controller [8259]

Step4: Finally the master reads the data byte.

Step3: The 8259A causes the IBF to go high and the master must read the signal to find out whether a doorway is available.

5. When the MPU decides the call a instruction, it places two more INTA data bus.
4. After the INTA is received, the appropriate priority bit in the ISR is set to indicate which interrupt level is being served, and the corresponding bit in the IRR is reset to indicate that the request is accepted. Then, the code for the call instruction is placed on the corresponding bus.
3. The MPU acknowledges the interrupt by sending INTA appropriate.
2. The priority resolver checks three registers: the IRR for interrupt requests served; it resolves the priority and sets the INT high when the ISR for masking bit, and the ISR for interrupt requests being served: It resolves the priority and sets the INT high when the IMR for masking bit, and the ISR for interrupt requests being served.
1. The IRR stores the requests.

Interrupt operation:

IMR [Interrupt Mask Register]: This register can be programmed by CPU to store the bits which mask the specific interrupts serviced.

ISR [In-service Register]: If stores the information about the interrupts currently being serviced.

Priority Resolver: It determines the priority of the interrupt according to the information provided on CPU.

IRR [Interrupt Request Register]: The 8 interrupt I/P sets are connected to the IRR. When the I/P lines goes high, the corresponding request are stored here.

INTA is the interrupt acknowledged signal I/P from the microprocessor pins. INTA is the interrupt o/p connected to the microprocessor's interrupt buffer is disabled = 1, if buffer is enabled

If $SPEN = 0$, buffer is enabled

The user can select any IR for the lowest priority, by holding all other priority.

This mode is similar to the automatic rotation mode, except that

8. Specific Rotation mode:




receive the seventh priority as shown below:

lowest priority. Assuming that the IR₇ has just been serviced, it will receive the seventh priority in this mode, a device, after being serviced, receives the

9. Automatic Rotation mode:

In addition, only IR can be assigned the highest priority in this mode.

Highest priority Lowest priority



Highest to lowest with IR0 as the highest and IR7 as the lowest priority. In this mode the interrupt requests are arranged from

10. Fully nested mode:

Priority mode:

by the call instruction. The program sequence is transferred to the memory to confirm spurious command word.

service - routine. This option is determined by the high catch up of the command word that must be issued at the end of the

7. During the third INTA pulse, the I5P bit is reset either automatically or by a command word during the initialization.

in the control register during the initialization. The vector memory location for the interrupt; this address is placed if places the high-order byte on the data bus. The call address is

order byte of the call address on the data bus. At the third INTA when the 8259A receives the second INTA, it places the low-

Signal 6 on the data bus.

If $LTM = 1$, the interrupt operation takes place at level trigger
 If $LTM = 0$, the interrupt operation takes place at edge trigger

If $PDI = 0$, interval of 8 is used (i.e. 0, 8, 16, ...)
 If $PDI = 1$, interval of 4 is used (i.e. 0, 4, 8, ...)

If $SGL = 0$, 8259 is in cascade mode
 If $SGL = 1$, 8259 is in single mode

If $ICW4 = 0$, $ICW4$ is not needed
 If $ICW4 = 1$, $ICW4$ is needed

A7	A6	A5	I	LTM	PDI	SGL	ICW4
----	----	----	---	-----	-----	-----	------

12. $ICW4$

In Initialization command words (ICW):

Command words:

In this mode, no command is necessary. During the third $INTA$, ISR bit is reset. The major drawback of this mode is that the ISR does not have information on which IR is being serviced. Thus any IR can interrupt the service routine.

3. Automatic EOI:

This command specifies which ISR bit to reset

a. Specific EOI command:

Priority ISR bit

When this command is sent to the 8259, it sets highest

1. Non-specific EOI command:

end of interrupt types:

→ Connected to master's I/O
→ Connected to master's I/O

ID2	ID1	ID0						
0	0	0						
0	0	0						
0	0	0						
0	0	0						
0	0	0						
0	0	0						
0	0	0						
0	0	0						

Slave ID

0	0	0	0	ID2	ID1	ID0
---	---	---	---	-----	-----	-----

free slave:

$I_f S_0 = 1$, corresponding if IP has a slave
 $I_f S_0 = 0$, corresponding if IP doesn't have a slave

S4	S6	S5	S4	S3	S2	S1	S0
----	----	----	----	----	----	----	----

for master:

ICW3 is only used in cascade mode

3) ICW3

ICW3 holds the higher 8-bit of interrupt vector addresses.

A15	A14	A13	A12	A11	A10	A9	A8
-----	-----	-----	-----	-----	-----	----	----

3) ICW3:

D7	D6	D5	D4	D3	D2	D1	D0
0	A3	A6	A1	A1	A0	A0	A0
1	A3	A6	A5	A5	A0	A0	A0
2	A3	A6	A6	A5	A0	A0	A0
3	A3	A6	A6	A5	A0	A0	A0
4	A3	A6	A5	A5	A0	A0	A0
5	A3	A6	A6	A6	A0	A0	A0
6	A3	A6	A6	A6	A0	A0	A0
7	A3	A6	A6	A6	A0	A0	A0
8	A3	A6	A6	A6	A0	A0	A0
9	A3	A6	A6	A6	A0	A0	A0
10	A3	A6	A6	A6	A0	A0	A0
11	A3	A6	A6	A6	A0	A0	A0
12	A3	A6	A6	A6	A0	A0	A0
13	A3	A6	A6	A6	A0	A0	A0
14	A3	A6	A6	A6	A0	A0	A0
15	A3	A6	A6	A6	A0	A0	A0

Interval of 8:

0	A3	A6	A5	A5	A0	A0	A0	A0
1	A3	A6	A6	A5	A0	A0	A0	A0
2	A3	A6	A6	A6	A0	A0	A0	A0
3	A3	A6	A6	A6	A0	A0	A0	A0
4	A3	A6	A6	A6	A0	A0	A0	A0
5	A3	A6	A6	A6	A0	A0	A0	A0
6	A3	A6	A6	A6	A0	A0	A0	A0
7	A3	A6	A6	A6	A0	A0	A0	A0
8	A3	A6	A6	A6	A0	A0	A0	A0
9	A3	A6	A6	A6	A0	A0	A0	A0
10	A3	A6	A6	A6	A0	A0	A0	A0
11	A3	A6	A6	A6	A0	A0	A0	A0
12	A3	A6	A6	A6	A0	A0	A0	A0
13	A3	A6	A6	A6	A0	A0	A0	A0
14	A3	A6	A6	A6	A0	A0	A0	A0
15	A3	A6	A6	A6	A0	A0	A0	A0

selected. If it's used to set the type of EOF and the priority of the interrupt, it is used only when automatic end of interrupt (AEOI) is not selected.

If ACOW:

interrupt is enabled.

If $m_0 = 0$, the interrupt mask is reset, i.e. corresponding

corresponding interrupt is disabled.

If $m_0 + m_1 = 1$, the corresponding interrupt mask is set, i.e.

m_3	m_2	m_1	m_0	m_3	m_2	m_1	m_0
-------	-------	-------	-------	-------	-------	-------	-------

If ACW1:

operational command word (ACW):

If $8859 = 0$, the 8859 is not part of fully nested mode.

If SFNM = 1, the 8859 is specially fully nested mode

If RAUF = 1, the 8859 is not in buffered mode.

If M1S = 1, the 8859 is slave

If M1S = 0, the 8859 is master

If AEOI = 0, interrupt is not ended automatically

If AEOI = 1, interrupt is ended automatically

If WPM = 1, MP mode used is 8086/8088

If WPM = 0, MP mode used is 8085/8080

0	0	SFNM	RAUF	M1S	AEOI	WPM
---	---	------	------	-----	------	-----

If ICW4:

IR0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR5	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR6	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR7	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
IR8	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR9	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR10	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR11	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR12	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR13	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR14	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR15	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR16	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR17	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR18	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR19	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR20	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR21	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR22	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR23	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR24	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR25	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR26	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR27	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR28	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR29	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR30	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
IR31	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

Interchip register Table:

ICW4:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓

8085/8080 chip used

special mode not master auto end of frame used buffer interface mode

ICW3:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓

ICW2:	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓

ICW1:	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓

interval of 8 is used.

MVI A, 16H } ICW4	OUT 88H
-------------------	---------

MVI A, 04H } ICW5	OUT 89H
-------------------	---------

MVI A, 00H } ICW2	OUT 89H
-------------------	---------

MVI A, 3FH } ICW1	OUT 80H
-------------------	---------

g) Explain the following initialization instruction for 8059
 If it is used for polling mode.

~~request~~, DR-Q, signal to the DMA controller.

peripheral wants to transfer data using DMA transfer, it sends DMA below. with switches closed for address, data and control buses. When originally, microprocessor is connected to the memory as shown in fig.

The sequence of DMA transfer:

concept of DMA:

using the MPU for the control of the buses.

→ A DMA controller uses these signals - as if it were a peripheral req-uisitioning control of the buses.

→ This is an active high output signal indicating that MPU is ready

HLD: (Hold acknowledge):

MPU regains the control of the buses after Hold goes low.

out.

→ All - buses are free - freed and Hold acknowledgement (HLD) signal is sent to buses in the following machine cycle.

→ After receiving the hold request, the MPU releases (releases) the memory using the use of address and data buses.

→ This is an active high input signal to 8085 from another master

HLD:

cess or.

→ DMA transfer uses two signals - HLD and HLD in 8085 micropro-cessor.

→ The controller manages data transfer between memory and a periph-eral under its control, thus bypassing the MPU.

→ In DMA, the MPU releases the control of the buses to a device controlled by DMA controller.


→ Slow because each instruction needs to be fetched and executed.

→ In statics checked I/O and interrupt I/O, data transfer is relatively memory and floppy disk.

→ Direct memory access (DMA) is an I/O technique commonly used for high-speed data transfer, for example, data transfer between system

Direct memory access (DMA)

- the processor and releases the buses
- is complete, the DMA controller unasserts its hold-request signal to the peripheral devices to tell it to get ready to output the byte.
- byte to be transferred and sends out DMA-acknowledge (DACK) signal to the bus. Now DMA controller sends out the address of the bus to be transferred.
- This bus connects the processor from buses and connects DMA controller signal which shows the 8 bus switches down to their DMA position controller.
- When DMA controller receives HLD_A signal, it will send out a general controller.
- buses, sending out a hold-acknowledge signal, HLD_A, to the DMA controller will send a hold-request, HR_S signal to the microprocessor's
- The microprocessor finishes the current machine cycle and floats its HOLD input.
- If the input (channel) of the DMA controller to unmasked, the DMA controller will send a hold-request, HR_S signal to the microprocessor's
- Hg: Block diagram showing DMA transfer



- The DMA controller should have:
 - A data bus
 - An address bus
 - Read/write control signals, and
 - Control signals to disable its role as a peripheral and to enable its role as a peripheral.
- 8837 is a programmable direct memory access controller (DMA)
 - It has four independent channels with each channel capable of with 40 pin
 - It must interface with MPU and a peripheral device.
 - If it's a data transfer processor to peripheral device.
 - Many of its signals that are input in the I/O mode become outputs
 - 8837 has four independent channels CH0 - CH3. Two 16-bit
 - Registers are internally associated with each channel.
 - Count + Register: It's used to load a count of the number of bytes to be copied.
 - Memory address Register: It is used to load the starting address of the byte to be copied.
 - The address of these registers are determined by four address lines: A₃ to A₀ and the chip select (CS) signal.
 - To obtain DMA service, a request is generated by activating the DRQ line of the channel.
 - DRQ are output lines to inform the individual peripherals that DMA

• 8950 UART is used as an interface by 8086 microprocessor, to perform

8950 UART

Transmitter

- 8951 - USART (Universal Synchronous Asynchronous Receiver Transmitter)
- 8950 UART (Universal Asynchronous Receiver Transmitter)

are as follows:

- circuits are used. The two basic chips used for serial communication
→ port for the hardware - controlled serial I/O, different integrated
and the other is called SII (serial input data).
SO-Pinout - controlled serial I/O. One is called SOD (serial output data)
← The 8085 microprocessor has two pins specially designed for
- Hardware - controlled serial I/O
- Software - controlled serial I/O and
naction. They are:

- specially, there are two basic approaches for serial data commun-
- serial I/O (8951/8950)

bus.

- The data bus and 8937 places the 16-bit address on the system
- These two signals are used to latch the high-order byte from
- Then 8937 asserts AEN (Address Enable) and ADSTB (address strobe)
- the address bus and high-order byte on the data bus.
- When a transfer begins, the DMA places the low-order byte on


System Interface:

signals.

- byte in process and issues the HLD (Hold Acknowledgment)
- After receiving the HRG (Hold request), the MPU completes the bus
- latch a high-order byte to generate a 16-bit address.
- AEN and ADSTB - Address enable and Address strobe are used to devices.

is granted. DRQ and DACK are equivalent to handshake signals in I/O

- It is compatible with large/wide range of microprocessor such as 8048.
- Serial data communication, packaged in a 38-pin DIP.
- The 8951 is a programmable chip designed for synchronous and asynchronous
- receiver that select appropriate baud rate of data transmission.
- For asynchronous serial data transfer, 8950 UART has baud rate
- are also available in 8950 UART.
- modem, so the pins required for serial communication through modem
- generally, 8950 UART can be used for serial communication using
- between the transmit/receive registers and the bus interface unit.
- In this block diagram, the internal pins of 8950 UART transfers data




- such as printers or modems.
- Moreover, it was commonly used in PCs and related equipments.
- which uses standard.
- It supports signal for RS-232 which is a popular serial commun!
- receiving, it converts the data from serial to parallel.
- While transmitting, it converts data from parallel to serial. While
- serial commun!cation.

- Read / write control logic and Registers
 - Transmitter section
 - Receiver section
 - Data bus buffer section, and
 - Modern control section.
- Includes five sections which are:

Fig. above shows the functional block diagram of 8851 USART. It

Fig. Functional block diagram of 8851 USART



into parallel data characters for the CPU;

- Simultaneously, it can receive serial data streams and converts them then converts them into a continuous serial data stream for transmission.
- The USART accepts data characters from the CPU in parallel format and passes them in use.

→ The 8851A is used as a peripheral device and is programmed by the CPU to operate using virtually only serial data transmission technique.

Bus Interface Unit:

The binary numbers

logical AND, OR, XOR, increment, decrement, complement, and shifting

the memory into a series of actions. The ALU can add, subtract, divide in the execution unit decides the instructions fetched from

The control circuitry controls the internal operations. The

of each 16-bit

(AX, BX, CX, DX), pointer registers (SP, BP) and index registers (SI, DI)

BI + ALU, 16-bit flag register and four general purpose registers

The execution unit consists of a control section, a 16-

The execution unit:

instructions and executes the instructions.

by the execution unit. Whereas the execution unit decides the handles all transfers data and addresses on the buses required

ports and memory and writes data to ports and memory i.e. BIU

The BIU sends out address, fetches instructions, read data from

specifications. They are Bus interface unit (BIU) and execution unit (EU)

processing concept the CPU of 8086 is divided into two independent

To improve the performance by implementing the parallel

architecture of 8086

Run one of 2^{32} = 1 mega byte memory locations.

has a 16-bit data bus and 20-bit address bus. So, it can address

different clock frequencies, 5 MHz, 8 MHz and 10 MHz. 8086 microprocessor

are designed to work with 16 bit binary words. 8086 is capable of


bit means that its ALU, its internal registers and most of the instructions

in the year 1978. It is a 40 pin DIP chip based on NMOS. The term 16

8086 is the first 16-bit microprocessor from INTEL released

Salient features:

Chapter 4: 16-bit Microprocessor and Programming:



The BIU consists of a 6-byte long instruction register called queue. And four ~~segment~~ segment registers (ES, CS, SS, DS), the instruction pointer and address circuit to calculate the 32 bit physical address of a location. This bus interface unit will perform all the external bus operations. They are fetching the instructions from the memory, read/ write data from / into memory or port and also supporting the instruction queue etc. The BIU fetches up to six instructions bytes from the memory and stores these pre-fetched bytes in a first-in first-out register set called queue. When the execution unit is ready for the execution of the instruction, instead of fetching the byte from the memory, it reads the byte from the queue. The queue thus increases the overall speed of micro processor. Fetching the next instruction while the current of micro processor.

Then physical address = $0010 * 10 + 0050 = 00150H$
 Eg : [IP] = 0050H and [CS] = 0010H
 address.

Both are 16 bit register
 BIU computes the 32 bit physical address using the content of CS and IP
 Content of CS is shifted by 4 bits to the left (or multiplied by 16)
 → content of CS is added to produce 32 bit physical address
 → how far the code is located from the start.
 Instruction pointer (IP) contains the distance or offset, which denotes from where the code segment starts.
 ← code segment register (CS) holds the starting address of memory

2. Code segment Register (CS) and Instruction pointer (IP):

S.N.	Type	Name of the Registers	Register width	Register width	Registers	Segment	Registers	Instruction pointer	Code segment Register (CS) and Instruction pointer (IP):
1.	General purpose	AX, BX, CX, DX	16-bit	16-bit	Registers	Registers	Registers	Registers	Code segment Register (CS) and Instruction pointer (IP):
2.	Pointer	SP, BP	16-bit	16-bit	Registers	Registers	Registers	Registers	Code segment Register (CS) and Instruction pointer (IP):
3.	Index	SI, DI	16-bit	16-bit	Registers	Registers	Registers	Registers	Code segment Register (CS) and Instruction pointer (IP):
4.	Segment	CS, DS, SS, ES	16-bit	16-bit	Registers	Registers	Registers	Registers	Code segment Register (CS) and Instruction pointer (IP):
5.	Instruction	IP	16-bit	16-bit	Registers	Registers	Registers	Registers	Code segment Register (CS) and Instruction pointer (IP):
6.	Flag	PSW	16-bit	16-bit	Registers	Registers	Registers	Registers	Code segment Register (CS) and Instruction pointer (IP):

Below:
 Registers, segment register and flag register as shown in the table
 different groups. They are general purpose data registers, pointers and index
 registers, segment registers, and flag register as shown in the table
 Register organization:
 The 14 Registers of 8086 Microprocessor are categorized into

→ AX register

bx register:

→ AL is similar to accumulator of 8085.

→ MUL/MULU and DIV/DIVU instructions used AX and AL.

→ I/O operations used AX or AL registers or

→ AL is called 8 bit accumulator.

→ Can be divided into 8, 8 bit registers AH and AL.

→ It is also called 16-bit accumulator.

→ AX register:

5 general purpose registers:

ES and DI.

→ String operations utilize ES where 30 bit physical address is computed from segment.

→ Extra segment register (ES) contains the starting address of extra segment.

extra segment is used.

→ If the data segment memory (64KB) is not sufficient than

4. Extra Segment register (ES)

combined with DS register content to obtain 30 bit physical addresses.

→ 16 bit contents of SI (source index) or DI (destination index) are

→ Operands or data are fetched from the segment.

→ Data segment Register points to the starting addresses of data segment.

3. Data Segment Register (DS)

→ In this mode 30 bit physical addresses are computed from SS and BP.

→ BP is used instead of SP when based addressing mode is used.

→ PUSH and POP instructions use this.

→ 30 bit physical address is computed using SS and SP.

segment.

→ Stack pointer holds the 16 bit offset addresses from the start of the stack (main+stack).

→ Stack segment register containing the starting addresses of stack segment.

pointer (BP)

→ Stack segment register (SS) and Stack pointer register (SP) or base

- \Rightarrow SF (Sign Flag): Is set if the most significant bit of the result is zero. If it is zero, then the result is non-zero.
- \Rightarrow OF (Overflow Flag): Is set if there is an arithmetic overflow condition.
- \Rightarrow ZF (Zero Flag): Is set if the size of the result exceeds the capacity of the destination, i.e., if the result is zero for a non-zero input.

status flag:

Hg: Flag of 8086 registers

X	X	X	X	O	D	I	T	S	Z	X	Ac	X	P	X	Cy
---	---	---	---	---	---	---	---	---	---	---	----	---	---	---	----

- 16 bit register which contains nine different flags.
- Flag register in the EU (execution unit) holds the status flags.
- 16 bit register after an ALU operation.
- Out of 9 flags, 6 are status and 3 are control flags.
- Control Flag can be set or reset by the programmer.

6. Flag register:

register

- 16x16 bit multiplication, 32 and 16 bit division make use of this.
- 16 bit data register

7. DX Register:

- Example: The instruction LOOP will automatically decrement CX by one without affecting flags and will check if contents of CX becomes zero. If it is zero, the 8086 executes the next instruction; otherwise the 8086 branches to the label 'START'.

8. CX Register:

register

- The only general purpose register whose contents can be used for addressing 8086 memory. All memory reference willizing this register content for addressing uses the DS as the default segment register.
- It is similar to the 8085, HL register.
- 16 bit register divided into BH and BL each of 8-bit.
- 16 bit counter register
- SHIFT, ROTATE and LOOP use the content of CX as a counter.
- Example: The instruction LOOP will automatically decrement CX by one without affecting flags and will check if contents of CX becomes zero. If it is zero, the 8086 executes the next instruction; otherwise the 8086 branches to the label 'START'.

- Instructions are known as the addressing modes. There are 10 different addressing modes in 8086 programming. They are:
1. Immediate addressing mode
 2. Register addressing mode
 3. Direct addressing mode
 4. Register indirect addressing mode
 5. Based addressing modes
 6. Indirect addressing mode
- The different ways in which a source operand is denoted in an instruction are known as the addressing modes.
- 8086 Addressing modes:**

In this mode, the 8086 generates an internal interrupt after execution of each instruction. The user can write a service routine at the interrupt vector address to display the desired registers and memory locations.

!!) IF (Interrupt Flag): Setting IF puts the 8086 in the single step mode. It makes it possible to trap to a service routine if it encounters an interrupt.

If DF = 1, string is processed from highest address to lowest address. i.e. If DF = 0, string is processed from lowest address to highest address.

Setting DF causes 8086 to recognize external dearings DF causes string instruction to auto increment.

!!) DF (Direction Flag): causes string instructions to auto decrement;

Setting DF causes string from lowest address to highest address.

from subtraction.

!!) CF (Carry Flag): is set if there is a carry from addition or borrow for odd parity of the result.

!!) PF (Parity Flag): is set if the result has even parity. If remains zero remains reset.

This flag is used by BCD arithmetic instruction; otherwise it

converts lower nibble of the low or high 8 bits of 16 bit number into the higher nibble or a borrow from higher nibble.

!!) AF (Auxiliary carry flag): is set if there is a carry from the

eg. `Mov Ax, [BX]` : $[BX]$ points the address of BX

Registers: BP, BX, DI and SI

memory location through an offset address held in any of the following

→ Register indirect addressing allows data to be addressed at any

4. Register indirect addressing mode:

$$\text{Physical address} = [DS] \times 10 + 1934$$

`Mov AX, [1934H]`: moves the content of memory location whose

$$\text{Physical address} = [DS] \times 10 + \text{start}$$

⇒ `Mov BX, Start`: moves the content of memory location whose

→ unless space field segment register is DS
ment value in the operand.

→ Physical address is calculated using segment register and displacement
location at which the data operand is stored is given in the instruction
→ The addressing made in which the effective address of the memory
R3. Direct addressing mode:

register

`ADD CX, DX` `Mov DS, CS X`; both can not be segment

For ex: `Mov AX, BX` `Mov CS, AX X`; CS can not be destination

but 8-bit and 16-bit source and destination are not allowed.

→ In Register addressing mode, both source and destination are
registers. We can use 16-bit registers or 8-bit registers both
hands are register. We can use 16-bit registers or 8-bit registers both

5. Register addressing mode:

`Mov AL, FFH`

`ADD AX, 8156H` `Mov DS, 4100H X`

For ex: `Mov CX, 48U3H` `Mov AL, 9400H X`

of the instruction itself is called Immediate addressing mode

The addressing mode in which the data operand is part

6. Immediate addressing mode:

10. IO addressing mode

9. Storing address

8. Based, Indirect with displacement

7. Based Indirect addressing mode

- i.e. Suppose the register BX contains 4635H, the content of the H635H are moved to AX.
- Physical address 16 calculated from segment register and base or index register.
- If default BP uses SS and others use DS.
- Effective address (offset) is the sum of displacement and the content of BX or BP.
- The segment register may DS or SS.
- If stack is used physical address is computed from BP and DS.
6. Indexed Addressing mode:
- ADDD CL, [BX+08]
MOV AX, [BX+04]
- The operand address is formed by adding the contents of the segment register and DS.
7. Based Addressing mode:
- ADDD AL, [DS+08]
MOV BX, [SI+06]
- The offset address is found by adding the contents of SI or DI register and 8-bit displacement.
8. Based - Indirect with Displacement mode:
- ADD CX, [BX+DI]
MOV AX, [BX+SI]
- The offset is computed by adding the base register contents and 8 or 16-bit displacement.
- on Index registers contents and 8 or 16-bit displacement.

converting source code into object code is called compilation and to object code and then into executable format. The process of turns are known as object codes. A translator converts source code language programs are called 'source codes'; machine language programs into a machine language program (object code). Assembly An assembler translates program written in assembly

: assembler

IN AL, 8-bit-part-address

eg: IN AX,[DX]

: IO addressing :

SI = 0049H and DI = 0084H ::

SI and DI are again increased by 1.

[80081H] = ABH ::

:: Content of (40041H) = ABH is moved to [80081H]

:: DF = 0, i.e. is increased by 1, DI is increased by 1.

address 8000x10+0080 = 80080. :: [80080] = FDH

Content of 4000x10+0040 = 40040 i.e. FDH is moved to the After execution,

[80080] = 64H and [80081] = FEH.

[40040] = FDH [40041] = ABH [DI] = 0800H

(SF) = 0 [DS] = 4000H [SI] = 0040H [ES] = 8000H

Before its execution, suppose

eg: MOV WORD

HQ (DF)

→ SI and DI are increased or decreased depending upon direction

→ DS is default segment for source and ES for destination.


used to point first byte (word) of definition string.

→ SI is used to point first byte (word) of source string and DI is

g. Storing address:

processor's instruction set, which contains both assembly and machine language representation by looking up a table of the micro-programmer translates each mnemonic into its numerical value.

There are two ways of converting an assembly language program




- Comment field
- Operation field / operand field
- Instruction, Mnemonic or op-code field
- Label field

Has one or four fields as follows:

Each instruction in an assembly language is composed of

4: process of compilation and linking assembly language



is called linking and linker does it.

The process of converting object codes into executable format

the extension .LST.

File with the extension .OBJ. The object file consists of the binary codes into memory and run. The second file is the assembler LST file with extensions. After further processing, the contents of the file will be loaded into memory and run. The second file is the assembler LST file with

for the instructions and information about the addresses of the instructions. After further processing, the contents of the file will be loaded into memory and run. The second file is the assembler LST file with

The assembler generates two files. The first file is the object

assembler does it.

instruction sequence each time it encounters a macro name.

macro assembler replaces a macro name with the appropriate
macro repeatedly in a program assigned with a specific name. The
using macro. A macro is an instruction sequence that appears
the one in which all the instruction sequence can be defined
in macro language into the machine language. A macro language is
This type of assembler translates a program written

3. Macro Assembler:

hence more efficient and easier to use.

As program into the machine code. The two passes assembler is
On the second pass, the assembler translates the assembly language.
A symbol table consists of labels with addresses given to them.
In the first pass, the assembler generates the table of the symbols.
This assembler scans the assembly language program twice

4. Two Pass Assembler:

must be defined by the programmer after the program is assembled.

jump instructions using an address that appears later in the program
has the program of defining forward references. This means that a
once and translates the assembly language program. This assembler
This assembler goes through the assembly language program

1. One Pass/Single pass Assembler:

There are various types of assembler:

Types of Assembler

and translates them into respective binary op-codes.

reads each assembly instruction of a program as ASCII characters
When an assembler is used, the assembler program

② Assembly Using assembler

language instruction.

The debugger will run the program up to the instruction where the breakpoint is put and then stop the execution.

So that you can check or alter memory and register contents. This is called single step debug. A debugger also allows to set a break point at any point in the program. If we insert a break point, some debugger allows to stop the program after each instruction of registers and memory locations after the program runs. Shoot or debug it. The debugger allows to look into the contents code program into system memory, execute the program and then type A debugger is a program which allows to load your object debugger:

macro. Based on each condition, a particular program is assembled. That can be either true or false. It is convenient to use condition different programs are to be executed repeatedly based on a condition assembly depending on a condition that is true or false. If too whether or not an instruction sequence shall be included in the condition macro assembly is very useful in determining condition becomes better.

are that the source programs becomes shorter and program documentation in the main program. The advantages of using macros not cause the program execution to branch out of the main program. Each time a macro occurs, it is replaced with the appropriate instruction in the main program. A macro, on the other hand, does not resume program execution following the CALL SUBROUTINE

the subroutine. At the end of the subroutine, a RET instruction program execution jumps out of the main program and then executes subroutine is executed by calling it from a main program. The specific subroutine occurs once in a program. A difference between main subroutine and macro: (X) not required

An Identifier (or symbol) is a name that applies to an item in

Identifiers:

- predefined symbols: such as @ DATA, @ MODEL
- operators: such as SIZE
- directive: such as END, SEGMENT (information to assembler)
- instructions: such as MOV and ADD (operation to execute)
- purpose to be used only under special conditions and includes
- certain names in assembly language are reserved for their own

Reserved words:

- e.g.: ADD AX,BX ; ADDS AX and BX
- C+ starts with semicolon (;) and terminates with a new line.
- The use of comment throughout a program can improve its clarity

Program comments:

Framework for the language.

The main features of PDP are program comments, reserved words, Identifier statements, which provide the basic rules and

Assembly language features:

With MASM assembly member's produce link file with the .EXE extension. Address information about the linked file. The linker which come addresses also produces a link map file which contains the file which contains the binary codes for all the combined modules. Linker into other programs as needed. A linker produces a link program. These object module can also be kept in library file and all the object modules are linked together to form one functioning each module can be individually written, tested and debugged. It is better to divide the large program into smaller modules. files into one large object file while writing large programs it

A linker is a program used to connect several object

Linker:

program models except they result in the creation of .EXE program. The tiny

This directive determines the size of each segment. All of the

3. MODEL:

order.

directive tell the assembler to place the segments in standard segments. One can place the segments in any order as well. This there is a standard order for placing the files, code and data

4. DOSSE GI:

The listing file as comment.

to the right of these directives is printed at the top of each page in If defines the file of the program so that the next type

5. TITLE:

The different types of directives are:

and generate no machine-executable code.

These statements act only during the assembly of program and its.

use to control the way in which the source program assemble

The directives are the number of statements that enables

④ Directives:

code.

Instruction, which the assemblers translates into machine

⑤ Instruction:

All consists of a set of statements with two types

statements:

L1 : ADD BL, AL

A label refers to the address of an instruction

COUNT DB 0.

Name refers to the address of a data item such as num1 DB 5

Two types of label files are Name and label

the program that expects to refence.

any statement + & after it + are ignored.

④ END : The END directive terminates assembly of the program and

directive called the data segment.

⑤ DATA : All variables are defined in the area following the DATA

match the name used by the PDC directive.

⑥ ENDP : The ENDP directive marks the end of a procedure. Its name must

a common name.

The PDC directive creates a name and an address for the beginning of a procedure. A procedure is a group of instructions that is given

⑦ PROC :

Registers.

The CODE directive defines the part of the program that contains instructions (code). The code segment is addressed by cs and IP

⑧ CODE :

and sp registers.

The STACK directive sets the size of the program stack, which may be any size up to 64K. The stack segment is addressed by ss

⑨ STACK :

HUGE All available memory may be used for code and data.

LARGE Both code and data may be greater than 64K

COMPACT Only the data may be greater than 64K

MEDIUM Only the code may be greater than 64K


SMALL Neither code nor data may be greater than 64K

TINY Code and data together may not be greater than 64K

model Description


model creates a .com program.

In this section we will learn about Directives to simplify program writing. We will also learn how to use these directives to implement the interrupt handling mechanism. Let's start with the INT3H instruction which generates the interrupt segment register.




array3

③ array3 db 2,3,5,6;



array2

④ array2 dw 10;




array1

⑤ array1 db 5;

eg. define

expression: Defines the value with which variable is to be



DI Define Ten bytes 10
 DB Define good word 8
 DD Define double word 4
 DW Define word 2
 DE Define byte 1
 # PNAME Directive

← DN may be :

of variable name → optional

where, Var-name → program reference the data item by means

Var-name DN expression

Used to define variable of different types ←
DN, DW and DD:

const-name = \$000H

so, MOV AX, const-name ≈ MOV AX, 6000H

eg: const-name EQU 6000H

If it is used to define constanf\$.

⑥ EQU:

→ EQU , DI, DW, DD and DUP directives

• Defining data types:

ADD/SUB reg/mem., reg/mem./immed! add value

ADD and SUB, ADC and SBB

→ Flag affected: OF, SF, ZF

Syntax: INC/DEC reg/memory

INC and DEC

Syntax: loop label (value of cx decremented to 0)

loop

equivalent code: MOV AX, offset data1.

LEA BX, data2 ;

DATA1 DB 5

DATA2 DB

Syntax: LEA reg/register, memory

LEA (load effective address)

Eg: XCX LI CL,CH

Syntax: XCX H register/memory, register/memory

XCXH

Mov [DI], 16H

Mov AL, Value1



Mov BL, CL

Eg: MOV AX, 1234

Syntax: Mov reg/memory, memory/reg / immediate

Mov

Some commonly used instructions of 8086:



array db 6 dup(?)

Var DE 5 dup(2)

DUP defines multiple variable initialize with same value

② DUP directive:

SHAF : Store AH register to low byte of Flag register
LAHF : Load AH register with the low byte of the Flag register
Flag transfer register:

JNE/JNS : Jump on below or equal / jump on net above

JBE/JNAE : Jump on below / jump on net above or equal

JAE/JNE : Jump on above or equal / jump on no + below

JG/JNLE : Jump on above / jump on ^{far}below or equal

JGE/JNZ : Jump on not equal or non zero

JZ/JE : Jump on equal or zero

② Conditional jump

① unconditional jump : JMP address

JUMP

New MSB.

SHR : Shift bits of a word or byte right, copy old MSB info

SHR : SHF + bits of word or byte right, put zeros in MSBs.

SHL/SAL : Shift bits of a word or byte left, put zeros in LSBs

Shift instruction:

AH3 : HECII adjust after division

IDIV : Divide signed word by byte or sign extend double word by word

DIV : Divide unsigned word by byte or unsigned extend double word

DIV/IDIV/AH3:

Flag affected : OF, CF

AHM : HECII adjust after multiplication

IMUL : Multiply signed byte by byte or signed word by word

MUL : multiply unsigned byte by byte or word by word
unsigned

MUL/IMUL/AHM :

e.g.: ADC AH, CL

ADC/SBB reg/mem., reg/mem., imm8/16

89. WAP to add two data defined in data segment

and main
main ends
int 3H

MV AX, 4200H

; Termination of program

ADD AX, BX

MV BX, 36

MV AX, 34

main proc

• code

• STACK 64H

• model small

dosBox ; auto formatting

90. Title program to add 34 and 36

91. WAP to add 3H and 36

Programming:

CLC : Clear interrupt enable flag to 0 (disable INTR input)

STI : Set interrupt enable flag to 1 (enable INTR input)

CLD : Clear direction flag DF to 0

STD : Set direction flag DF to 1 (decrement string pointer)

CMC : Complement the state of the carry flag CF.

CLC : Clear carry flag CF to 0

STC : Set carry flag CF to 1

Flag set/clear instructions:

POPF : Copy word at top of the stack to Flag register.

PUSHF : Copy Flag register to top of the stack

stack 100

model small

Stack

50 and 150

elements between

so, TITLE program of add

Registers.

the result in one of the

between 50 and 150 and store

Q3. What to add elements

and main

main end p

int 31 h

Mov ax, 1400h

Add ax, bx

Mov bx, [di]

Mov ax, [si]

Iea di, value 2

Iea si, value 1

Mov ds, ax

Mov ax, @data

Main proc

Call

Value a db 40h

Value b db 30h

data

Stack 100

model small

Stack

and main

main end p

int 31 h

Mov ax, 1400h

loop label

Inc si

Skip: inc si

add ax, dx

TAE ~~SKP~~ SKP

Cmp dk, 150

JBE skip

Cmp dk, 50

label: Mov dk, [si]

Mov cx, 10

Mov ax, 00

Iea si, value 1

Mov ds, ax

Mov ax, @data

Main proc

Call

DEF ST, DS, 195, 180

Volatile DW 500, 100, 600, 60, 50, 550,

data.

Q4. WHIP to add three numbers stored in memory location and store the result at another memory location.

Q5. WHIP to find the sum of all the four data stored in the

• Model small
• Stack 100
• Data 40, 60, 70, 80

Passage

Table

Sum end main
Sum end main
Int 84H

Mov AX, 4C00H

Mov [DI], AX

Loop L1

Add AX, BX

Mov BX, [SI]

L1: Inc SI

Mov AX, [SI]

Mov CX, 02

Iea DI, Value2

Iea SI, Value1

Mov DS, AX

Mov AX, @Data

main proc

• Code

Value2 DB ?

Value1 DB 40, 60, 70

• Data

• Stack 100

• Model small

Passage


End

(35) Q4. WHIP to add three numbers stored in memory location and

• code
 moun pac
 mov ax, @data
 mov ds, ax
 mov cx, 4
 mov dx, 4
 mov al, [dx]
 add al, [ax]
 mov ax, 100
 stacx
 model sum
 so1: passy
 g6: WAP TO copy the data from one table to another
 end moun
 moun end p
 int 81 h
 mov ax, 4C00h
 mov [di], ax
 skip: loop l1
 xchd ax, bx
 je skip
 cmp ax, bx
 mov bx, [si]
 l1: inc si
 mov eax, [si]
 lea di, value2
 lea dl, value1
 mov cx, 03
 mov ds, ax
 mov ax, @data
 moun pac
 • code

28			AO		12								center of screen
		00	FF		00								upper right corner
00		00	00		00								upper left corner
		ROW	Column	ROW	Column								Screen location
		Decimal format	Hex format										

↳ keyboard input
 ↳ string display
 ↳ char display
 ↳ clear screen
 ↳ cursor locate
 ↳ tasks to do:
 column = 80
 ROW = 25



Introduction to screen and keyboard processing:

```

    end main
main endp
int ah
mov ah,4C00h
loop l2
inc di
inc si
mov [di],al
mov al,[si]
lea di,table
lea si,table
  
```

③ Screen display (setting):

```

    White   1 1 1
    Red     0 0 1
    Green   0 1 0
    Blue    0 0 1
    Black   0 0 0
    Color   8 4 3
    INT 10H
    MOV DX, 18UFA
    MOV CX, 0000H
    MOV BH, T[=White, I=Blue]
    MOV AH, 06
    MOV AH, 00
    MOV AL, 0A
    MOV AH, 06
  
```

eg: clear the screen, set background = white, foreground = blue

INTERRUPT + 10H ←
 Hand row in DX ←
 Starting row in CX ←
 attribute value [color, reverse video, blinking] in BH ←
 number of lines to scroll up [00 rows for full screen] in AH ←
 Function 06h in AH ←

④ Clearing the screen:

```

    INT 10H
    MOV DL, 0FH
    MOV DH, 08H
    MOV BH, 00H
    MOV AH, 09H
  
```

eg: set the cursor to row 8 and column 15.

Row in DH register ←
 Column in DL register ←

Required page number in BH register ←

Function 09h in AH register ←

Interrupt 10H (i.e. INT 10H) ←

⑤ Setting the cursor:

Lower left corner	00	18	84	48	12	49	00	00	10	11	White
Lower right corner	00	18	84	48	12	49	00	00	10	11	Black
Middle	00	18	84	48	12	49	00	00	10	11	Red
Middle	00	18	84	48	12	49	00	00	10	11	Green
Top left corner	00	18	84	48	12	49	00	00	10	11	Blue

④: displaying string

int 10h

mov dx, 05h

mov ah, 08h

mov bh, 00h

mov ah, 09h

; set the cursor

int 10h

mov dx, 284fh

mov cx, 0000h

mov bh, 3fh

mov al, 00h

mov ah, 06h

; clear the screen

mov ds, ax

mov ax, @data

mov ah, 09h

.code

name db 'Ranegh', '\$'

.data

stack 100

model small

main proc

cursor location (8,5)

④: Display your name with white background and blue foreground at

int 31h

lea dx, str

mov ah, 09h

.code

str db 'Ranegh', '\$'

.data

→ load display string address

→ string followed by \$, \$, \$, \$, \$.

→ display string in data area are

→ memory definition of a string

→ function origin of register

→ interrupt 31h

④: Display the string "RAM"

write a program to display ASCII characters.

model small

stack 100

data

ASCII db \$,"00,00,

dbf.

main proc

mov ds,ax

mov ax,0000h

; clear the screen

.code

mov ah,06h

int 21h

; set the cursor

int 20h

mov dx,180fh

mov cx,0000h

mov bh,34h

mov al,00h

mov ah,06h

; display string

int 21h

mov dl,09h

mov dh,40h

mov bh,00h

mov ah,09h

lea dx,ASCII

int 21h

inc ASCII

loop L2

; termination of program

mov ah, 06h
 ; clear screen
 int 21h
 mov ah, 400h
 ; termination of program
 int 21h
 mov bh, 00
 mov dh, 12
 sub dl, al
 mov dl, 40
 shr dl, 01h
 mov al, !achen
 mov ah, 09h
 ; set the cursor
 int 10h
 mov dx, 18ufh
 mov cx, 0000h
 mov bh, 04h
 mov al, 00h
 # WIP to read string of maximum length to characters and display
 at the centre of the screen.
 if at the centre of the screen.
 int 21h
 lea dx, para1st ; mov dx, maxlen
 mov ah, 09h
 ; keyboard input
 int 21h
 ; parameters for input area
 int 21h
 ← Function of Ah in ah
 → Keyboard Input:
 ④ Keyboard Input:

- Some common DOS function and interrupts:
- DOS functions are interrupts are used for IO services
- Interrupt occurs when currently running program is interrupted
- The microprocessor recognizes two types of interrupt.

display your name using character display function.

→ Function of A2H in ah register

→ Interrupt A3H

→ Character to display in dl register

→ Model small

→ Stack 100H

→ Data

→ Vari1 db, "Ramesh"

→ Main proc

→ MOV AX, @DATA

→ MOV DS, AX

→ Display

→ MOV AH, 09H

→ MOV CX, 06H

→ LEA SI, VARI

→ INC SI

→ INT 21H

→ Loop up

→ MOV AX, 4C00H

→ INT 21H

→ Main end P

→ End main.

0	Set video mode	
1	Set cursor lines	
2	Set cursor position	
3	Get cursor position	
4	Read light pen	
5	Set display page	
6	Scroll window up	
7	Scroll window down	
8	Read character and attribute at cursor position	
9	Write character and attribute at cursor position	
OA H	Write character only	
OB H	Set color palette	
OC H	Write dot	
OD H	Read dot	
OE H	Write character	
OF H	Get video mode	

- ① HardwWare: → This interrupt is generated when peripheral needs attention.
- ② Software: → It is the call of sub-routine located in OS, generally IO routine.
- commonly used software interrupts are interrupt for video services and int 21h for DOS services.
- The corresponding function number is loaded in BH register with scroll etc.
- This interrupt is used to control the screen format, color text style, other parameters.
- ③ Hardware: → If it is the call of sub-routine located in OS, generally IO

on specific memory.

4. processor now transfers it control to the routine that serves the interrupt request and is called interrupt service routine that resides in memory.
3. Microprocessor then waits for an interrupt, if it gets high, then sends ACK signal to the device that issued the interrupt signal.
2. Processor finishes wait instruction before resuming.
1. I/O device issues interrupt signal to the microprocessor

process of interrupt operation:

From its running work to another.

Interrupt is the process in which microprocessor is diverted

interrupt:

Function No.	Description
9	String output
8	Console input without echo
7	Console input
6	Direct console input-output
5	Printer output
4	Auxiliary output
3	Auxiliary input
2	Character output
1	Console input with echo
0	Terminate the current program

The AH register function code HnDnLdQh are listed below


If it is a DOS function call. There are some 87 different functions supported by this interrupt, identified by a function number placed in

- ISR consists of code to serve interrupting device.
- ISR is situated at some specific memory location.
- the processor.

To serve the interrupt + request from the device ISR is used by interrupt service routine (ISR):

the main program.

- ④ After completing, interrupt processing register contents are returned to form stack frame. PSW and PC contents are retained to return to main program.
- ⑤ ISR first saves the content of all the registers.
- ⑥ Now interrupt is passed
- ⑦ Now interrupt response H8: Interrupt Response



- ⑧ The microprocessor now loads its program counter with the address of interrupt + service routine.
- ⑨ Location of next instruction to be executed.
- ⑩ Status of the microprocessor that is the content of PSW register must be informed required is:
- ⑪ For this process, microprocessor needs to save information needed to resume the current program at the point of interrupt. The minimum information required is:

← The 8085 has 8 software interrupts from RST 0 to RST 7. The vector address for these interrupts can be calculated as follows:

← Vector address = interrupt number * 8

← Eg : For RST 5 , vector address = $5 * 8 = 40 = 88H$

← The desired location in the program at address for these interrupts can be calculated as follows:

← The software interrupts are program instruction which are inserted in the program.

1. Software Interrupt:

Types of Interrupt:

on the segment address (CS).

vector contains the offset address (IP) and the last two bytes of the address of the interrupt service routine. The first 4 bytes of the each vector is a 4 byte long and contains the starting

Fig: 8086 Interrupt vector table	
Type	Type
0000H	Type 0
0004H	Type 1
0008H	Type 2
000CH	Type 3
0010H	Type 4
0014H	Type 5
0018H	Type 31
	Type 32
	Type 33
	Type 34
	Type 35

Preserved
Interrupt
Pointer (8B)
Pointer (15)
Telecized Interrupt
Pointer (8A)

Interrupt pointer
available
(84)

as shown in the figure below:

so there are 856 interrupts vectors arranged in the table in memory

In 8086 , there are 856 types of interrupts (type 0 to type 35) (table).

All the interrupts is known as interrupt vector table or interrupt pointer or Interrupt pointer and the table containing the starting address of the interrupt address of an ISR is known as interrupt vector table.

The starting address of an ISR is known as interrupt vector table.

- TRAP can be cleared by:
- If HOLD and TRAP signals are received at the same time, HOLD is recognized first then TRAP
- When TRAP goes high, it remains high until it is acknowledged.
- Has highest priority
- enable
- The 16 non-maskable interrupt. If it's unaffected by mask or interrupt

④ TRAP	vector address	non-vectored
RST 3.5	003CH	INTR
RST 6.5	003AH	
RST 5.5	00ACH	
TRAP	0041H	

- 8085 has 6 hardware interrupts:
- service routine

- If the interrupt is accepted then processor executes an interrupt on appropriate signal at the interrupt pin of the microprocessor
- An external device initiates the hardware interrupts by placing

3. Hardware Interrupt:

Interrupt	vector address	vector address for RST 5 is 0048H.
RST 0	0000H	
RST 1	0080H	
RST 2	0010H	
RST 3	0020H	
RST 4	0038H	
RST 5	0030H	
RST 6	0038H	
RST 7	0030H	

⑤

RST 3.S, RST 6.S, RST 6.S

MASKABLE INTERRUPTS

- Priority: RST 3.S has 3rd, RST 6.S has 8th and RST 5.S has 4th
- Enable by EI
- Disnable by DI, reset or reconfiguration

⑥ INT#

- MASKABLE

LOWEST PRIORITY

- Enabled by EI and disabled by DI, reset or reconfiguration

HIGH PRIORITY

- Non maskable.

① External
Interrupt can also classified as:

- Two types:

② Maskable:

- Can be enabled or disabled using EI and DI instruction
- If microprocessor's interrupt flag is disabled, it ignores maskable

Interrupts

- EI enables and DI disables the interrupt

③ Non-Maskable:

- Can not be enabled or disabled by instructions

④ Internal:

- Have highest priority i.e. served first


⑤ External:

- Handled in similar way as external interrupt

⑥ Solved using software

to an address defined by the manufacturer of the processor. When one or more devices activate the INT line high, the processor saves the contents of the PC and other register and then branches to a single interrupt line (INT) of the processor. Devices (Device 1, Device 2, ...) are connected to a general external devices (Device 1, Device 2, ...).

Fig: Polling interrupt.



for that device.

In order to service an interrupt, the processor determines which with the highest priority device. Once the processor starts serving the source of the interrupt, it branches to the service routine. In order to service an interrupt, the processor checks the order in which the routine polls each devices. The order in which the routine polls each devices is determined by for all devices. The priorities of these devices are determined by responds to an interrupt by executing one general service routine therefore slower compared to dedicated (hardware) interrupts. The processor handles mostly software and are polled interrupts.

1. Polling Interrupts:

a. Vectored Interrupts (chained)


b. Polling Interrupts

There are mainly two ways of serving multiple interrupts. Interrupts from several devices, that share one of these pins. These pins on the chip. Therefore a special mechanism is necessary to handle them. A processor is provided with more than one interrupt.

Prioritizing Interrupts:

to the appropriate service routine. This avoids the need to refer to a vector, which the processor uses as a pointer. With the help of hardware, it generates interrupt vector addresses.

Fig. Nested Interrupt



Placing a word on the data lines, external hardware usually the requesting device responds by processor for finding the interrupt address vector using external interrupt device. Once accepted, the device provides a means of the INTA on to the next device until the INTA is accepted by the accept the INTA signal from the processor; otherwise; it will pass priority device. If this device has generated the interrupt, it will generates an interrupt acknowledge (INTA) signal to the highest time, in response, the processor saves its current status and then when one or more devices generate interrupt the processor at a chain end (nested) interrupts:

When nested interrupt is used, to service the device. In such a case, the faster mechanism called to poll each device starting with highest priority device in order to find the source of the interrupt. Pollled interrupts are very simple. But for a large number of devices, the time required to poll each device may exceed the time needed to service the device. In such a case, the faster mechanism called to find the source of the interrupt. The user can write a program at this address in order to poll each device starting with highest priority device in order to

3. Pend - DPH has foundade 8 first five interrupts which are reserved for Threading.

3. Pre-defined Interfaces

- ← Counting, Timing, Read time clock
 - ← NMI can be used for catastrophic failures such as power failure
 - ← A large number of devices can be serviced using hardware interface
 - ← Pts with the help of 8259 PIC.

Application:

signals of the NMH and of microprocessor

- a. Hardware Interrupt:
 - Initiated by applying an electrical signal to the processor chip.
 - Hardware interrupts can be maskable and non-maskable.
 - Hardware interrupts can be masked and non-maskable.
 - INTP pin of microprocessor is used for maskable interrupt.
 - Non-maskable interrupt can be triggered by applying an electrical signal.

- ↳ Application:
 - can be used to insert break-point [INT3] in the program for debugging.
 - Various interrupt service routine can be tested and each routine can be used to perform some specific task such as reading a character from keyboard, writing a character on CRT etc.

where, interrupt type is an integer in the range 0 to 95.
Each interrupt type can be programmed to provide several
services - for example, DOS interrupt service, INT 21H provides more
services - for example, DOS interrupt service, INT 21H provides more
than 80 different services.

- Initiated by executing an interrupt in software :-

1. Software Update:

806 1974-1975 : Sadie J. Miller

execute a general interrupt service routine first so that's technique is also referred to as vectored interrupt

• By executing INT 0 instruction
 � Interrupt

• By executing INT 4 (unconditionaly generates type - 4
 � interrupt can be generated by too many

→ Overflow interrupt can be generated by
 � Type 4: Overflow interrupt:

→ If it's useful in debugging
 � instruction.

→ Break-point interrupt can be generated by executing INT 3
 � up to the break point and then goes to the breakpoint subroutine.
 � When we insert a break point, the system executes the instruction
 � This interrupt is used for break-point and is non-maskable.

→ Type 5: Break-point interrupt:

→ NMI pin of MPU
 � by some external circuitry and an interrupt signal is sent to
 � whenever, there is a failure of AC power to the system, if it is detected
 � condition such as power failure.

→ This interrupt is initiated when NMI pin of MPU receives a low-
 � to-high transition. This interrupt is normally used for catastrophic
 � Type 6: Non-maskable interrupt:
 � program.

→ Thus, single-step interrupt is useful in monitoring and debugging
 � instruction, if TF is set.

→ CPU automatically generates a type 1 interrupt after executing each
 � For single-step interrupt, Trap Flag (TF) should be set.


→ Type 1: Single-step interrupt:

→ overflows or whenever an attempt is made to divide by zero.

- Type 0 on INTR pin occurs, whenever the result of the division

- Issued by INT 0H instruction

→ Type 0: Divide-error interrupt:
 � result is zero or infinity
 � specific purpose.




← clock generation, RESET synchronization, READY synchronization etc.

← The 8284A provides the following basic functions or signals:

← 8284A is an additional component to the 8086 MPU.

1. 8284A : CLOCK GENERATOR:

functional dupes:



MPU has the following interrupt priority levels:-

- To handle the situation of occurrence of two or more interrupts at the same time, priority has been fixed for the interrupt +8, 8086
- Interrupt priority:


(Interrupt is generated only if the overflow flag is set)

• When STB = 0, then it holds data
STB

- Data are output through data output pins.
AD-137
- Data output pins
AD-137
- Data are inputted to 8982 address latch from data input pins.
AD-137
- Data input pins
AD-137

Pin outs and functions


Fig: 8982 Address latch.



Output remains previous value.

→ 8982 address latch is selected, when OE goes high, input is transformed to output, and when STB remains low, → 8982 address latch is selected, when OE goes low and whenever STB

Fig: Block diagram of 8982 address latch.



→ As the address bus is of 80 bits, three latches are required.

→ In 8086 the address bus is multiplexed with the data bus and address signals. To demultiplex this bus 8982 address latch is used.

Fig: 8982 : ADDRESSES LATCH (80 pin DIPIC)

• Output enable


• OE (Output enable) #

• System bus I/O pins
EP - ET


• Local bus Data I/O pins
EP - ET

• Pin out and functions: ←

Hg: 8986 Transceiver pin configuration



Hg: Block diagram of 8986 transceiver



→ At the data bus of 8086 if 16 bits, two transceivers are required.

If T=0, data is received

If T=1, data is transmitted

→ T (connected to DT/R) controls the direction of data:

→ It is enabled when OE = 0
data bus.

→ If it is a bi-directional buffer and increases the driving capability of

→ 8986 Transceiver allows two way communication.

8. 8986: Transceiver:

• Output enable

• OE #

• When STB = 1 then data bits are transferred from the bus.


write signal

IOWC : The I/O write command o/p provides I/O with its main signal.

IORC : The I/O read command o/p provides I/O with its read control.

MWTC : The memory write control pin provides memory with its normal control signal.

MRDC : The memory read control pin provides memory with a read



during maximum mode operation.

depending on the condition of status signals (S_2 , S_1 and S_0)

(Input output Read command), IOWC (Input output write command)

(Memory Read command), MWTC (Memory write command), IORC

If it is used to produce different bus control signals like MRDC

4. 8288 : Bus controller

• When T=0, Data are received.

• Outputted from local bus I/O pins

• Data are outputted by system bus Data I/O pins and are

inputted by system bus Data I/O pins.

• Data are inputted from local bus Data I/O pins and are

• Transmit control pin. When T=1, Data are transmitted

- Introduction to Intel 80386:
 - Intel 80386, also known as i386 or 386 is a 32-bit processor introduced in 1985.
- As the original implementation of the 32-bit extension of the 80386 architecture, the 80386 instruction set, programming model, and binary encoding are still the common denominator for all 32-bit x86 processors, which is termed as "386 - architecture", x86 or IA-32.
- If has 32-bit address bus.
 - The 32-bit ALU allows the 80386 to process data faster and made and virtual mode.
- The 32-bit address bus allows the 80386 to address up to 4GB of memory.
- The 80386 featured three operating modes: real mode, protected mode and virtual mode.
- The memory management circuitry and protection circuitry in 80386 are improved over that in 8086, so 80386 is much more reliable as large as 4GB.
- The memory management circuitry and protection circuitry in 80386 and 8086 has a "Virtual 8086" mode, which allows it to easily go a CPU in a multi-user system.
- The 80386 has a much more reliable software and hardware tasks and switch back and forth between 80386 protected mode tasks and 8086 real mode tasks.
- The 80386 processor is available in two different versions: 80386 and 80386 SX.
- The 80386 SX has a 32-bit address bus and 32-bit data bus.
- The 80386 SX is packaged in the 132 pin ceramic pin grid array package.
- The 80386 SX, which is packaged in the 100-pin flat has the same internal architecture as 80386 DX, but it has only 32-bit addresses and 32-bit data bus.
- The 80386 DX has a 32-bit address bus and 32-bit data bus.
- The 80386 SX and 80386 DX are the same.

- Assembly language program development tools:**
- 1. EDITOR**
 - An editor is a program which allows to create a file containing the assembly language statements for program.
 - 2. ASSEMBLER**
 - An Assembler program is used to translate the assembly language mnemonics for instruction to the corresponding binary codes.
 - 3. LINKER**
 - A Linker is a program used to join several files into one large obj file. It produces .exe file. So that the program becomes executable.
 - 4. LOCATOR**
 - A locator is a program used to missing the specific addresses where the segment of object code is to be loaded into memory.
 - If usually converts .exe file to .bin file
 - 5. DEBUGERS**
 - A debugger is a program which allows to load .obj code program into system memory, execute program and troubleshoot.
 - It allows to look at the content of registers and memory locations after program runs
 - It allows setting the break points.
 - 6. EMULATOR**
 - An emulator is mixture of hardware and software
 - It is used to test and debug the hardware and software of an external system such as the type of a microprocessor based system.