Presentación trabajo final circuitos lógicos programables

Controlador VGA






Estudiante: Ing. Luciano Francisco Vittori





Video Graphics Array (VGA) o Matriz de gráficos de vídeo se utiliza para denominar a:

- Una pantalla estándar analógica de computadora.
- La resolución 640 × 480 píxeles.
- El conector de 15 contactos D subminiatura.
- La tarjeta gráfica que comercializó IBM por primera vez en 1988.
- La señal que se emite a través de estos cables es analógica, por lo que tiene ciertos inconvenientes frente a las señales digitales.



DETAIL FUNGSI DARI MASING-MASING PIN

	ь.	-	4.4	•		
			w			n
	-			774	90	w


- 2 Green Video
- 3 Blue Video
- 4 Reserved
- 5-GND

6 - Red GND


- 7 Green GND
- 8 Blue GND
- 9 +5 V DC
- 10 Sync GND
- 11 Monitor ID
- 12 DDC SDA 13 - Hune
- 14 View
- 15 DDC SCL

VGA PINOUT

Pin	Name	Dir	Description			
1	RED	OUT	Red Video (75 ohm, 0.7 V p-p)			
2	GREEN	OUT	Green Video (75 ohm, 0.7 V p-p)			
3	BLUE	OUT	Blue Video (75 ohm, 0.	7 V p-p)		
4	ID2	IN	Monitor ID Bit 2	5 1		
5	GND		Ground	10 00000 6		
6	RGND		Red Ground	15 11 Female at video card		
7	GGND		Green Ground	1 5		
8	BGND		Blue Ground	6 00000 10		
9	KEY	-	Key (No pin) 11 1 Male at the c			
10	SGND		Sync Ground			
11	ш0	IM	Monitor ID Bit 0 GND=Color, NC=Mono			
12	ID1 or SDA	IM	Monitor ID Bit 1 NC=Color; GND=Mono Some systems only uses ID0 for monitor ID			
13	HSYNC or CSYNC	OUT	Horizontal Sync (or Composite Sync)			
14	VSYNC	OUT	Vertical Sync			
15	ID3 or SCL	IN	Monitor ID Bit 3			




Información que se visualiza en pantalla



https://www.nandland.com/goboard/vga-introduction-test-patterns.html

Sincronismo vertical y horizontal



https://www.digikey.com/eewiki/pages/viewpage.action?pageId=15925278

VGA Signal 640 x 480 @ 60 Hz Industry standard timing

General timing

Screen refresh rate	60 Hz
Vertical refresh	31.46875 kHz
Pixel freq.	25.175 MHz

Horizontal timing (line)

Polarity of horizontal sync pulse is negative.

Scanline part	Pixels	Time [µs]
Visible area	640	25.422045680238
Front porch	16	0.63555114200596
Sync pulse	96	3.8133068520357
Back porch	48	1.9066534260179
Whole line	800	31.777557100298

Vertical timing (frame)

Polarity of vertical sync pulse is negative.

Frame part	Lines	Time [ms]
Visible area	480	15.253227408143
Front porch	10	0.31777557100298
Sync pulse	2	0.063555114200596
Back porch	33	1.0486593843098
Whole frame	525	16.683217477656

http://tinyvga.com/vga-timing

Modos VGA - Ejemplos

Pixel	Horizontal (pixel clocks)			Vertical (rows)				Polarity		
Clock (MHz)	Display	Front Porch	Sync Pulse	Back Porch	Display	Front Porch	Sync Pulse	Back Porch	h_sync	v_sync
25.175	640	16	96	48	480	10	2	33	n	n
44.9	1024	8	176	56	768	0	8	41	р	р
65	1024	24	136	160	768	3	6	29	n	n
234	1920	128	208	344	1440	1	3	56	n	р
297	1920	144	224	352	1440	1	3	56	n	р

Entidades: VGA_Sync

```
entity VGA Sync is
   generic(
       COLUMNS
                     : natural := 800;
                     : natural := 525;
       ROWS
       H display
                     : natural := 640;
                                      -- pixels
       H font porch : natural := 16; -- pixels
       H sync pulse : natural := 96; -- pixels
       H back porch
                     : natural := 48; -- pixels
       V display
                     : natural := 480;
                                      -- lines
       V font porch : natural := 10; -- lines
       V sync pulse
                     : natural := 2: -- lines
       V back porch : natural := 33 -- lines
   );
   port (
       clk i
                           std logic;
                           std logic;
      rst i
      H sync
                           std logic;
                     : out
                            std logic;
      V sync
                     : out
       display enable : out
                            std logic;
       column
                            natural range 0 to COLUMNS;
                     : out
                            natural range 0 to ROWS
       row
   );
end VGA Sync;
```

Entidades: VGA_Sync_MMCM

```
entity VGA Sync MMCM is
   generic(
      COLUMNS
             : natural := 800;
      ROWS
           : natural := 525;
      H display : natural := 640;
                                    -- pixels
      H font porch : natural := 16; -- pixels
      H sync pulse : natural := 96; -- pixels
      H back porch : natural := 48; -- pixels
                                    -- lines
      V display : natural := 480;
      V font porch : natural := 10; -- lines
      V sync pulse : natural := 2; -- lines
      V back porch : natural := 33 -- lines
   );
   port(
      clk i : in
                         std logic;
                         std logic;
      rst i : in
      H sync : out
                          std logic;
                          std logic;
      V sync
             : out
      display enable : out
                          std logic;
      column : out
                          natural range 0 to COLUMNS;
                          natural range 0 to ROWS
      row
end VGA Sync MMCM;
```


Entidades: VGA_RGB

```
entity VGA RGB is
   generic(
       COLOR BITS : natural := 3;
      COLUMNS
                    : natural := 800;
            : natural := 525;
      ROWS
      H display : natural := 640; -- pixels
      V display : natural := 480 -- lines
   );
   port (
                        : in natural range 0 to COLUMNS;
       column i
                        : in natural range 0 to ROWS;
       row i
       display enable i : in std logic;
      vga red
                        : out
                               std logic vector(COLOR BITS-1 downto 0) := (others => '0');
                               std logic vector(COLOR BITS-1 downto 0) := (others => '0');
      vga green
                        : out
      vga blue
                               std logic vector(COLOR BITS-1 downto 0) := (others => '0')
                        : out
end VGA RGB;
```


Entidades: VGA_background

```
entity VGA background is
   generic(
                     : natural := 3;
       COLOR BITS
       COLUMNS
                     : natural := 800;
       ROWS
                     : natural := 525;
      H display : natural := 640; -- pixels
       H font porch : natural := 16; -- pixels
      H sync pulse
                     : natural := 96; -- pixels
       H back porch
                    : natural := 48; -- pixels
       V display
                     : natural := 480; -- lines
       V font porch
                    : natural := 10; -- lines
       V sync pulse
                    : natural := 2; -- lines
       V back porch
                     : natural := 33 -- lines
   );
   port(
       clk i
              : in std logic:
                            std logic;
      rst i : in
                            std logic;
       H sync
                            std logic;
       V sync
                            std logic vector(COLOR BITS-1 downto 0) := (others => '0');
      vga red
                             std logic vector(COLOR BITS-1 downto 0) := (others => '0');
       vga green
                             std logic vector(COLOR BITS-1 downto 0) := (others => '0')
       vga blue
end VGA background;
```

Esquemático realizado en FPGA



Colores que podemos formar con 1 bit en RGB







Reporte de utilización herramienta Vivado

Summary


Resource	Utilization	Available	Utilization %
LUT	49	53200	0.09
FF	37	106400	0.03
10	13	125	10.40
ммсм	1	4	25.00



Opciones para utilizar varios bits de video



Opciones para utilizar varios bits de video



Muchas gracias.