

Marshall T. Versteeg

765 Tanview Drive, Oxford, MI 48371 • (248) 410-5123 • marver@umich.edu

EDUCATION	University of Michigan - Ann Arbor, MI <ul style="list-style-type: none">• M.S.E. Electrical Engineering• B.S.E. Electrical Engineering• Relevant Courses: Computer Architecture, Digital Logic Design, Embedded Systems, Data Structures & Algorithms	GPA: 3.79/4.00 April 2017 April 2016
EXPERIENCE	Computer Architecture Graduate Student Instructor, U of M <ul style="list-style-type: none">• Hold weekly lab section for students designing out-of-order, superscalar processor• Assist students with questions about Verilog, EDA tools, and lecture material FPGA Engineer Intern, Harris Corporation <ul style="list-style-type: none">• Designed and implemented synthesizable test platform on Zynq FPGA which will allow researchers to easily run tests for DDR3 memory• Implemented and tested SelectMap Interface between two FPGAs utilizing standard debug cores Instructional Aide, College of Engineering <ul style="list-style-type: none">• Taught first-year engineering students about wireless technology and photovoltaic cells• Created new laboratory project to give students hands-on experience using microcontrollers and power electronic systems Undergraduate Researcher, U of M Energy Institute <ul style="list-style-type: none">• Researched new method of doping silicon carbide to reduce processing costs• Fabricated and tested samples in cleanroom of Lurie Nanofabrication Facility Research Assistant, U of M Electronics Shop <ul style="list-style-type: none">• Added debug capability to large Verilog design by implementing Gigabit transceiver, ILA, and VIO cores• Gained experience using Xilinx Vivado tool and common lab equipment including oscilloscope, function generator, and soldering tools	Aug 2016 – Present Summer 2016 Jan 2015 – Dec 2015 May 2015 – Aug 2015 May 2014 – Dec 2014
PROJECTS	RISC Processor Design, Senior Design Project <ul style="list-style-type: none">• Designed a fully synthesizable superscalar out-of-order execution processor as part of a five person team• Individually designed and tested early branch resolution feature which improved performance by an estimated 9%• Created visual debugger, automatic testing script, and automatic performance result script using SystemVerilog and Bash to greatly reduce time spent debugging and analyzing	Jan 2016 – Apr 2016
SKILLS	Programming Languages: (System)Verilog, VHDL, C++, C Scripting Languages: Bash, Python, Tcl Software/Tools: Xilinx Vivado IDE, Cadence IES, Synopsys VCS, Matlab	
ACTIVITIES	Eta Kappa Nu (HKN), EECS Honor Society <ul style="list-style-type: none">• Activities Officer	Jan 2014 – Present Aug 2014 – Dec 2014