

Shenzhen Hansheng Industrial Co., Ltd.

SHENZHEN HANSHENG INDUSTRAIL CO.LTD.,

HS12864TG10B

Specifications

DA TASHEET

	Production	Audit	approve
Han Sheng			

Version:VER 1.0	
Version:VER 1.1	Cable29mm,Change the serial number of port silk screen 1~12

Shenzhen Hansheng Industrial Co., Ltd.

Address: Niucheng Road, Xili Town, Nanshan District, Shenzhen208Yilion Industrial Building5Floor Phone:0755-86114312/86114313/86114313 business: 13662619413technology:13418624768 fax:0755-86114314

Website: www.hslcm.com

one,LCDBasic parameters

1.Product Introduction:

The HS12864TG10B LCD module produced by our company is small and light, easy to use and has clear display, so it is widely used in various human-computer communication panels. This model can display 128 columns * 64 rows

Dot matrix monochrome pictures, or display 8/row*4 rows 16*16 dot matrix Chinese characters, or display 16/row*8 rows 8*8 dot matrix English, numbers, symbols. Strong input command, can be combined into various input, display, displacement methods to meet different requirements

It can be widely used in various instruments, PM2.5 detectors, POS card machines, attendance systems, access control systems, etc.


2.Features of the module:

- $2.1. \ The \ product \ is \ thin, \ light, \ solid \ in \ structure, \ and \ has \ FPC \ and \ plug-in \ technology.$
- 2.2. COG process, IC adopts ST7567, which has powerful functions and good stability.
- 2.3. Display content:
- 128*64 dot matrix monochrome picture;
- You can choose to use 16*16 dot matrix or other dot matrix pictures to edit Chinese characters. According to the calculation of 16*16 dot matrix Chinese characters, 8 characters/line*4 lines can be displayed.
- 2.4. Strong command function: can be combined into various input, display and shift modes to meet different requirements;
- 2.5. Simple and convenient interface: serial interface.

3.Basic parameters of display screen:

project	Specifications	unit
Display Mode	DFSTN/Black background with white textFSTN/Black text on white background	
LCDBias ratio	1/64 duty, 1/9 bias	
Logic Power (VDD)	3.3	V
Viewing angle	6	o'clock
Dimensions	47.5×30.5×5	mm
VAarea	43.6×22.4	mm
AAarea	41.7×20.36	mm
Number of driving dots	128 × 64	dots
Operating temperature	-10 ~ +60	°C
Storage temperature	-20 ~ +70	°C

4.Display screen size diagram:



LED电路图 CIRCUIT DIAGRAM (LED 1*3=3 dies)



5.Display interface definition:


客户电路板限流设置

г	1
	. 1
_	• :

5.1			
Serial number	name		Function
1	VG		LCDVoltage doubler output, withVSSThis is a capacitor
2	XVO		Voltage doubler circuit, capacitor connected between two wires.
3	VO		Voltage doubler circuit, capacitor connected between two wires.
4	VO		Voltage doubler circuit, capacitor connected between two wires.
5	XVO		Voltage doubler circuit, capacitor connected between two wires.
6	VSS		Grounding
7	VDD	Н	3.3V
8	D7 (SDA)	H/L	Serial data input

9	D6 (SCL	H/L	Serial clock input
10	A0	H/L	Instruction and data selection portsA0=H: To display the numberA0=L: For control instructions
11	RES	H/L	Hardware reset input pin, when it is low level, the circuit is reset
12	CS	H/L	Chip select input pin, low level enables

5.2Peripheral connection diagram:



6.Technical Parameters

6.1Limit parameters

Unless otherwise specified, T_{amb} = 25°C, VSS=0V

Parameter name	symbol	Rating	unit
Digital supply voltage	VDD	- 0.3∼ +3.6	V
Analog supply voltage	VDD2	- 0.3∼ +3.6	V
LCDSupply voltage	VOUT,V0	- 0.3~ +13.5	V
LCDBias voltage	V1,V2,V3,V4	- 0.3~V0	V
Logic input voltage	VIN	- 0.3~V _{DD} + 0.3	V
Operating temperature	Tamb	- 10~+60	°C
Storage temperature	Tstg	- 20~+70	°C

Note:1,V0, VDD2, VG, VM, VSSandXV0The matching relationship:V0 \geq VDD2 > VG > VM > VSS \geq XV0

6.2**DC** parameters1

Unless otherwise specified,T $_a$ =-30°C \sim +80°C,VSS $_C$ =0V

	İ	Test conditions		S	tandard value		correspond	
Parameter name	symbol			Minimum	typical	maximum	unit	port
Operating voltage (1)	VDD 1			1.7	-	3.3	V	VDD1
Operating voltage (2)	VDD 2			2.4	-	3.3	V	VDD2
Operating voltage (3)	VDD 3			2.4	-	3.3	V	VDD3
Input high level voltage	VIHC			0.7VDD 1	-	VDD1	V	MPUcatch mouth
Input low level voltage	V ILC			VSS1	-	0.3VDD 1	V	MPUcatch mouth
Output high level voltage	Vонс	Iout=1mA,VDD1=1.8V		0.8VDD 1	-	VDD1	\ \	D[7:0]
Output low level voltage	Volc	IOUT=-1mA,VDD1=1.8V		VSS1	-	0.2VDD 1	V	D[7:0]
Input leakage current	Ili			- 1.0	-	1.0	μΑ	MPUcatch mouth
Output leakage current	ILO			- 3.0	-	3.0	μΑ	MPUcatch
LCD driver on-resistance	Dov	T _a =25°C	VOP=8.5V, ΔV = 0.85 V	-	0.6	0.8	ΚΩ	COMX
LCD driver on-resistance	Ron	1a-25 C	VG=1.9V, ΔV = 0.19 V	-	1.3	1.5	ΚΩ	SEGX
Frame rate	FR		5, OP=8.5V, =25°C	70	75	80	Hz	


6.2.1DC parameters2

 $Current \ consumption: output \ display, in ternal \ power \ supply \ working, \ current \ consumption \ of \ the \ entire \ bare \ chip$

		Total conditions		unit		
Working status	symbol	Test conditions	Minimum	typical	maximum	unit
show: SNOW(static)	ISS	VDD1=VDD2=VDD3=3.0V, double pressureX5, VOP=8.5 V, Bias=1/9,Ta=25°C	-	150	300	μΑ
Display Off	ISS	VDD1=VDD2=VDD3=3.0V, double pressureX5 , $VOP=8.5 V$, Bias=1/9, $Ta=25$ °C	-	95	190	μΑ
Power off	ISS	VDD1=VDD2=VDD3=3.0V,Ta=25°C	-	8	16	μΑ

7.Read and write timing characteristics

Serial4Line interface timing parameters



picture6, AC parameters3

(VDD1 = 3.3V, Ta = 25°C)

	correspond	gumbal	Took on a distingui	Standard value		unit
Parameter name	port	symbol	Test conditions	Minimum	maximum	unit
Serial clock cycle		tQ		50	_	
	SCLK	C				
SCLK HPulse Width		wxya		25		
SCLK LPulse Width		tW		25	_	
Address creation time	Α	tSAS		20	_	ns
Address hold time	0	tH		10	_	
Data creation time	SDA	tD		20	_	
Data retention time	JUA	oeLh		10	_	
CSBarriveSCLKhour	CSB	tCSS		20	_	
between	(36					
CSBarriveSCLKtime		tC		40	_	

$(VDD1 = 2.8V, Ta = 25^{\circ}C)$

-	correspond			Standar		
Parameter name	port	symbol	Test conditions	Minimum	maximum	unit
Serial clock cycle		tQ		100	_	
	SCLK	C				
SCLK HPulse Width		wxya		50		
SCLK LPulse Width		tW		50	_	
Address creation time	Α	tSAS		30	_	ns
Address hold time	0	tH		20	_	
Data creation time	SDA	tD		30	_	
Data retention time	JUA	oeLh		20		
CSBarriveSCLKhour	CSB	tCSS		30	_	
between						
CSBarriveSCLKtime		tC		60	_	

(VDD1 = 1.8V, Ta = 25°C)


	correspond		T4	Standar	unit	
Parameter name	port	symbol	Test conditions	Minimum	maximum	uriit
Serial clock cycle		tQ		200	_	
	SCLK	C				
SCLK HPulse Width		wxya		80		
SCLK LPulse Width		tW		80	_	
Address creation time	Α	tSAS		60	_	ns
Address hold time	0	tH		30	_	
Data creation time	SDA	tD		60	_	
Data retention time	JUA	oeLh		30	_	
CSBarriveSCLKhour	CSB	tCSS		40	_	
between	CSB					
CSBarriveSCLKtime		tC		100	_	

Note:1、Rise and fall time of input signal (tr, tf)want≤15 ns.

2, the reference voltage for all timing tests is 20% VDD1 arrive 80% VDD1.

7.1 Hardware Reset Timing

paramete



picture7, AC parameters4

		Tark and dikings	Standa	rd value	unit
Parameter name	symbol	Test conditions	Minimum	maximum	urnic
Reset time	R		_	1.0	110
RESET LPulse Width	tW		1.0	_	us

(VDD1 = 3.3V, Ta = 25°C)

(VDD1 = 2.8V, Ta = 25°C)

_		T	Standa	rd value	unit
Parameter name	symbol	Test conditions	Minimum	maximum	unit
Reset time	R		_	2.0	ш
RESET LPulse Width	tW		2.0	_	US

(VDD1 = 1.8V, Ta = 25°C)

			Standa	rd value	
Parameter name	symbol	Test conditions	Minimum	maximum	unit
Reset time	R		_	3.0	ш
RESET LPulse Width	tW		3.0	_	us

7.2 SPI4Line serial communication (PSBis high level,C86Set the serial interface to high or low


Communication Mode	PS	C86	CS	Α0	ER	RWR	D[7:0]
	В		В		D		
SPI 4Line serial communication	L	Х	CS	A0			SDA,SCLK,,,,
			В				

Note:1, the pins marked with "--" must be shorted to a high potential, VDD1,

VDDH 2,C86Marked as "x", can be connected to high potential or low potential

whenCSBWhen it is low, the chip can communicate, serial data (SDA) and the serial clock (SCLK) to start working.CSBWhen it is high level,ST7567Unable to communicate, internal8Shift registers and3When the circuit is in serial mode, the bit counter is reset.

SDAThe above data isSCLKThe rising edge of the eighth clock is stored in the shift register.A0The signal storage of the port generates a pulse signal at the same time, converting the serial data into parallel data, and the subsequent data processing is exactly the same as the parallel signal.DDRAMAfter accessing each byte,DDRAM columnThe address pointer will automatically increase by one.SCLKThe anti-interference ability is very important, and external noise will cause abnormal data or commands to appear.



picture8,4WireSPIaccess

Note:1, when in power saving mode or after hardware reset, some microprocessors tend to be in a high impedance state.

VDD1This is not allowed because it will cause an abnormal state at the floating input terminal of the circuit.

7.3, data transmission

ST7567The interface data transfer is performed using the bus latch and the internal data bus.MPUTowardsDDRAMWhen writing data, the data is automatically transferred from the bus latch to theDDRAM, as shown in the figure4When from the filmDDRAMRead data toMPUWhen the first read cycle reads the contents of the bus latch (empty read), the next read cycle will outputMPUThe data that should be read is as shown in the figure5This means that after setting the target address, an idle read cycle is required before the next read operation. Therefore, some data that requires precision cannot be read in the first read cycle after setting the target address, but can be read in the second read cycle.




图 9 、数据传输: 写





图 10、数据传输:读

7.4, Display data

ST7567Built-in circuit65*132bitofDDRAMUsed to store display data, display dataRAM (DDRAM) storedLCDThe point data can be set by132Column and65line to control the display.DDRAMand LCDThe corresponding relationship between the screen and the communication address is shown in the figure6When inMPUIn communication mode,DDRAMquiltX,Y Address split into9OK,132Columns, each column8bitData, when inLCDIn display mode,DDRAMDivided into65Line, each line 132bitData, where rows are divided into pages,Page0~Page7Each page has8OK (correspondCOM0~63),Page8only There is a line (corresponding toCOMMS, used for image display). Display data (D7 ~D0)correspondLCDofCOMrow direction,D0~D0 In the first place. All pages except image pages can beD7 Direct access. ImageRAMJust use the number According to the busD0This one. See picture7.MPUCan beI/OThe bus performs read and write operations.LCDThe drives can be operated independently, and data can be written synchronously while being displayed, without causingLCDFlickering or data conflict.



DDRAM 的数据与显示屏的对应关系 图 11、



Note: In serial mode, you can only write but not read

7.5, Addressing

ST7567Display dataRAMfor132bit*65, the address range is:X=0~131(column address),Y=0~8(page adData)outside this range is invalid.

7.6, Page address circuit

This circuit consists of a4bit page address register, can only bePAGEADDRESSSET"Instructions can be modified to provideDDRAMThe page address must be in the accessDDRAMSet before the content, page address8It is a special one for image display.RAMThere is only one legal operation bit:D0.

7.7, column address circuit

setting, the display data must be rewritten toDDRAMinside.


DDRAMThe column address is determined by the COLUMN ADDRESS SET"The column address is set by the command. The column address is incremented after each display data access (read/write).1,thereforeMPUContinuous accessDDRAMHowever, since the page address circuit and column address circuit are independent, this feature can only be executed until the end of each page (column address "83H") For example, from (page - 0,List -83H) to (page -1,List -0), both the page address and the column address need to be reassigned to changeDDRAMpointer. In addition, the registerMXandMYCan be reversedDDRAMWith output (COM/SEG) is changingMX After the

D1	0	Data D0 D1 D2 D3 D4 D5 D6 D7 D0 D1	99	9 69	19	90 to	- 0233333	- 80	5 to	20 20		F 0			100		4746	Duty	1/22	Duty	1/55	Duty	TEXAL
0	0	D1 D2 D3 D4 D6 D6 D7		T .	pope	so po	E MACON	- 12							1/65	Duty	1/49	Duty	11100			mary .	PAD
		D1 D2 D3 D4 D6 D6 D7	Ħ	r	ш	1 1 1		=			FF	PP		_	MA=0	MY=1	MY=0	MY=1	MY=0	MY=1	MY=0	MY=1	(CO
		D2 D3 D4 D5 D6 D7	Ħ			-		Н	-	_	\Box	\vdash	-00H		COMO	COM63	COMO	COM47	COM0	COMST	COMU	COM53	107
		D3 D4 D6 D6 D7	#		1	-	-	Н	+	-	++	+	01H 02H		COM1	COM62 COM61	COM1	COM45	COM1	COM29	COM1	COM52 COM51	100
		D4 D6 D7 D0	-	-	++	Н	Η	Н	н	+	++	HF	03H		COM2	COME	COM2	COM44	COM2	COM28	COM2	COM50	104
0	1	D6 D7 D0	1 1	•	++	111	Page 0	Н	н	+	++	++	04H		COM4	COM59	COM4	COM43	COM4	COM27	COM4	COM49	10.
0	1	D7	\mathbf{H}	•	н	111	100	н	ш	_	**	11	05H	١	COM5	COM58	COM5	COM42	COM5	COM26	COM5	COM48	10.
0	1	DO									T	\mathbf{H}	06H	1	COM6	COM57	COM6	COM41	COM6	COM25	COM6	COM47	10
0	1			Π							П		07H	1	COM7	COM56	COM7	COM40	COM7	COM24	COM7	COM46	10
0	1	121	1	11	11	11		Ш	111	_	11	11	H80	1	COMB	COM55	COM8	COM39	COM8	COM23	COMB	COM45	99
0	1		1	н	11	111	2.5	Н	+		++	11	09H 0AH	1	COMB	COM54	COMB	COM38	COMB	COMZZ	COM9	COM44	98
0	1	D2 D3				++		Н	+	+	++	++	OBH	1	COM10	COM53	COM10	COM37	COM10	COMSI	COM10	COM43	96
		D4.				Н	Page 1	Н	н	+	++	++	OCH	A	COM12	COM51	COM12	COM35	COM12	COM19	COM12	COM41	99
		D5	1	+	11	+	86	Н	н	+	++	++	DDH	1	COM13	COM50	COM13	COM34	COM13	COMIS	COM13	COM40	94
		D6	1	++	11			н	ш		*	11	UEH		COM14	COM49	COM14	COM33	COM14	COM17	COM14	COM39	93
*		D7					100	П		-	\mathbf{T}	\mathbf{T}	0FH		COM15	COM48	COM15	COM32	COM15	COM16	COM15	COM38	92
		D0					27				П		10H	1	COM16	COM47	COM16	COM31			COM16	COM37	91
40	1	D1.					1.5		Ш		П	П	11H	1	COM17	COM46	COM17	COM30			COM17	COM36	90
4	Ι.	D2		H	1			H	1	-	11	11	12H	1	COM18	COM45	COM18	COM29	1		COM18	COM35	81
- 81	0	D3 D4		1	11		Page 2	H	1	-	++	11	13H	1	COM19	COM44 COM43	COM19 COM20	COM28	1		COM19 COM20	COM34 COM33	8
		D5	•	++		Н		Н	н	-	++	н	14H 15H	١١)	COM20	COM43	COM20	COM26	1		COM20		8
		D6	т.			+	H	н	н	+	++	++	16H	١ ١	COM22	COM41	COM22	COM25	1		COM22		8
		D7				111	Η .	н	ш	+	++	++	17H	- 1	COM23		COM23	COM24	1		COM23		8
		DO					8	-	\Box		*	11	18H	드	COM24				1		COM24		- 8
		D1									11		19H	in a	COM25		1				COM25		8
		D2									П	П	1AH	Address	COM26		1				COM26	COM27	8
1	1	D3		11			Page 3			_	П	П	TBH	울	COM27		1						8
	100	D4		Н.		ш		ш	ш		11	н.	1CH	22	COM28	COM35					l	1	
		D6						Н	H	-	++	11	1DH 1EH		COM29	COM34 COM33		2440	2000	-	0.940		H
		D7	+	П		1	-	Н	н	+	++	11	TFH	(Hex)	COM31	COM32	88	6	88	8	í g	88	1
_	_	DO			-	+++	_	+	+++	+	++	++	20H	60	COM32		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	29
	1	D1		П				н	$^{++}$	_	++	++	21H	Start	COM33		8	r r	8	8	, rg	- B	24
		D2						П			11	\mathbf{H}	22H	ê	COM34						I -		24
0	0	D3					Page 4				П		23H	Line	COM35	COM28	1				l	9	24
		D4					r age 4				П	П	24H		€CM36	COM27	1						7
	1	D5									П		25H	2	QOM37	COM26	1				COM27		- 24
	1	D6		11		\mathbf{H}	<u> </u>	Н	\perp		11	11	26H	S[6:0] =	COM38	COM25	1				COM28	COM25	24
_	-	D7 D0				-		-	+	-	++	н.	27H 28H	0	COM40	COM24 COM23	COM24	COM23	Į I		COM29	COM24 COM23	24
		Di				-	-	Н	+	+	++	++	29H		CQM41		COM25	COMZZ	1		COM31		
		02	-	H	+	+	Н	Н	н	+	++	++	2AH		COM42		COM26	COM21	1		COM32	COM21	2
_		D3				Н	H 5	Н	Н	-	++	++	2BH		CCM43	COM20	COM27	COM20	1		COM33	COM20	2
0	1	DW					Page 5	Н	Н		++	11	2CH		COM44		COM28	COMT9	1		COM34		2
		D5:		H	\mathbf{H}		6				П		2DH		COM45	COM18	COM29	CUM18	1		COM35	COM18	23
		D6									П		2EH		COM46		COM30	COM17	1		COM36	COM17	. 2
-		D7									Н		2FH		COM47		COM31	COM16	100000000000000000000000000000000000000	46/100401	COM37	COM16	2
		DO	1	11	11	11	-		\Box	-	11	H	30H		COM48		COM32	COM15	COM16		COM38	COM15	2
	1	D1	1	H	1		-	Н	+	+	++	11	31H 32H		COMPO		COM33 COM34	COM14 COM13	COM17 COM18	COM14 COM13	COM39 COM40	COM14 COM13	23
		D3	H	+	++	+	H	Н	H	+	++	++	33H		COMM	COM13	COM35	COM13	COM19	COM13	COM41	COM13	21
1	0	D4	+	++	++	H	Page 6	H	H	+	++	++	34H		COMM	COM12	COM35	COM12	COM20	COM11	COM42	COM11	21
	1		H	1	1		5000	Н	H	-	11	11	35H		COM56	COMTO	COM37	COM10	COM21	COM10	COM43	COM10	1
	1	D6		П			18						36H		COM54	COM9	COM38	COMB	COMZZ	COMB	COM44	COM9	
		D7											37H		COM55	COM8	COM39	COMB	COM23	COMS	COM45	COMB	
		DO	I		П		<u> </u>				П	П	38H		COM56	COM7	COM40	COM7	COM24	COM7	COM46	COM7	
			H		Н						Н	П											
			1	11	1			Н	+	-	-	++											
1	1	0.3	1	++	1	+	Page 7	Н	++	+	++	++											
	100		H	11	++	H	0.0000000	Н	+++	+	++	++											1
		D6	H	1	+			H	++	-	++	+	3EH										1
		D7	H	11	H			H	+	+	11	11	3FH				COM47	COMU	COM31	COMO	COM53		1
	0	_	1		11		Dage 9				11			_									12.
0	1 0	LUU .	Ш	Ш			rage 8		Ш		Ш	Ш						- Culting	UI, COMS	w/			14.
	1	1 1	1 1 1 05 05 06 07 07 07 07 07 07 07 07 07 07 07 07 07	1 1 1 54 55 06 07	1 1 1 05 05 06 07 07 07 07 07 07 07 07 07 07 07 07 07	D5 D6 D7 D2 D3 D6 D6 D7	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 D3 Page 7	1 1 D5 D6 D7	1 1 D3 Page 7	DS	D5	D5 D6 S3H COM56	DS	DS	DS	DS	DS	DS	DS			

picture13,DDRAMData andSEG,COMThe corresponding relationship

7.8, row address circuit

The row address circuit consists of a counter and a row address register. The row address register consists of a DISPLAY STARTLINESET"This circuit is assigned toDDRAMA row address, to be used as the first row of the display (
COM0) Therefore, by repeatedly setting the row address, ST7567Can not changeDDRAMContent to achieve screen scrolling.9The last line is alwaysCOMMS(Used as line output for images) , that is, the image will not be displayed as usual The data rolls together.



picture14,DDRAMCorrespondence between data and starting row

8.0, Oscillation circuit

ST7567The built-in oscillator circuit generates the system clock required by the LCD driver circuit.ST7567After initialization, the oscillation circuit is activated. To reduce power consumption, the clock is not output.

8.1, LCD drive power circuit

ST7567Built-in power circuit to generate voltage to drive the liquid crystal. The circuit uses minimal peripheral components to reduce power loss.

The built-in power circuit includes a voltage doubler, a voltage regulator, and a voltage follower circuit.ST7567A power off procedure is required before power off (refer to the operation flow section)

8.2, peripheral components of power supply circuit

The recommended power peripheral components are only two capacitors. The specific values of these two capacitors are determined by the size of the screen and the load.




图 15、电源电路

8.3, Regulator Circuit

ST7567Built-in high-precision regulator circuit, total8Adjustment ratio (Regulation ratio—RR), eachRRhave64indivual EV

No additional external components are required, and the output voltage can be adjusted byRegulation Ratio"and"Set EV" The instruction description section has detailed setting methods.

8.4, reset circuit

ST7567Depend onRSTBThe port is set low to initialize the internal circuit.RSTBWhen set low, except for the read status instruction, all other instructions are invalid.RSTBThe hardware reset is different from the software reset. RSTBbecomes low, the hardware reset procedure will start; when executingRESETAfter the command is given, the software reset procedure will be started.

register	RSTBHardware reset value	RESETSoftware reset
		value
Display Off:D=0,allSEGandCOMOutputs are low	V	X
Normal display:INV=0,AP=0	V	X
SEGNormal display	V	X
Serial counter and shift register cleared (if serial interface is used)	V	X
Bias selection:BS=0	V	X
Voltage doubling range:BL=0	V	X
Exit power saving mode	V	X
Power off control:VB=0,VR=0,VF=0	V	X

Exit read-write correction mode	V	V
Starting line:S[5]=0	V	V
Line Address:X[7:0]=0	V	V
Page address:Y[3:0]=0	V	V
COMNormal display mode:MY=0	V	V
V0Adjustment rate:RR[2:0]=(1,0,0)	V	V
EV[5:0]=(1,0,0,0,0,0)	V	V
Exit test mode	V	V

After power on, RAMData is undefined, and the display status is "display off". It is best to initialize the entireDDRAM (For example: fill in the full00hor write display pattern) addition, the power is unstable when it is just turned on, and it needs to be repaired after the power is stable.

Perform a hardware reset to initialize the internal registers.

9. Instruction Description

9.1. General Instruction List

sequeno		A0	R/W				Instr	uction bit				
Number	instruction	AU	(RW	D 7	D 6	D5	D4	D3	D2	D1	D0	describe
			R)		0							
1	Display on/off (display on/off)	0	0	1	0	1	0	1	1	1	D	D=1, display on D=0, display off
2	Set the starting line (set start line)	0	0	0	1	S5	S4	S3	S2	S1	S0	Set the starting line of the display
3	Set the page address (set pageaddress)	0	0	1	0	1	1	Y3	Y2	Y1	Y0	Set page address
4	Set the column address	0	0	0	0	0	1	X7	Х6	X5	X4	Set the column address high bit (MSB)
	(setcolumn address)	0	0	0	0	0	0	Х3	X2	X1	X0	Set column address position (LSB)

5	Read Status (read status)	0	1	0	M X	D	RST	0	0	0	0	ReadICStatus
6	Writing Data (write data)	1	0	D 7	D 6	D5	D4	D3	D2	D1	D0	rightDDRAMWriting Data
7	Read Data (read data)	1	1	D 7	D 6	D5	D4	D3	D2	D1	D0	ReadDDRAMData
8	SEGDisplay Mode (segdirection)	0	0	1	0	1	0	0	0	0	MX	set upSEGScan direction MX=1, showing left and right reversed MX=0, normal display
9	Reverse (inverse display)	0	0	1	0	1	0	0	1	1	IN V	INV=1, reverse display INV=0, normal display
10	Full screen (all pixels on)	0	0	1	0	1	0	0	1	0	AP	AP=1, the screen lights up completely AP=0, normal display
11	Bias selection (biasselect)	0	0	1	0	1	0	0	0	1	BS	Bias selection 0=1/9;1=1/7(1/65 Duty Cycle)
12	read-modify-write	0	0	1	1	1	0	0	0	0	0	Row address increment: Read:+0, write: +1
13	END	0	0	1	1	1	0	1	1	1	0	quit

											1	T
												read-modify-write
												model
14	Reset(RESET	0	0	1	1	1	0	0	0	1	0	Software reset
15	COMScanning method (comdirection)	0	0	1	1	0	0	MY	-	-	-	set upCOMScan direction MY=1, upside down MY=0, normal display
16	Power Control (power control)	0	0	0	0	1	0	1	VB	VR	VF	Setting the internal power supply Managing the circuit work
17	RRset up (regulation ratio)	0	0	0	0	1	0	0	RR2	RR 1	RR 0	chooseRRResistance Range
18		0	0	1	0	0	0	0	0	0	1	Double line command setting
10	EVset up(set EV)	0	0	0	0	EV 5	EV 4	EV3	EV2	EV 1	EV 0	PlaceEVgrade
10	Setting the voltage doubler	0	0	1	1	1	1	1	0	0	0	Two-line instructions Set the voltage multiplier level:
19	(setbooster)	0	0	0	0	0	0	0	0	0	BL	BL=0:4times BL=1:5times
20	Power saving mode (power save)	0	0	Reuse Instructions								display off + all pixel on
twenty or	ne No operation (nop)	0	0	1	1	1	0	0	0	1	1	No Action
twenty tw	vo test(test)	0	0	1	1	1	1	1	1	1	-	Test Instructions

Note: "-" can be connected to "H"or"L"

9.2, Display on/off (display on/off)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	1	1	D

D=1, display on

D=0, display off, allSEG,COMThe port is set to0Level

9.3, set the starting row (set start line)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	S5	S4	S3	S2	S1	S0

The role of setting the starting line is to selectDDRAMMiddleS[5:0]The specified display data is inCOM0The above is displayed, and the rest of the data is looped according to the address increment to set the scrolling effect of the screen.

S5	S4	S3	S2	S1	S0	Display Address
0	0	0	0	0	0	0
0	0	0	0	0	1	1
0	0	0	0	1	0	2
0	0	0	0	1	1	3
						•
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

9.4, set the page address (set page address)

A0	R/W(RW R)	D7	D6	D5	D4	D3	D 2	D1	D 0
0	0	1	0	1	1	Y3	Y 2	Y1	Y 0

Υ	Y2	Υ	Y0	Page address	Valid bits of data
3		1			
0	0	0	0	page0	D7~D0
0	0	0	1	page1	D7~D0
0	0	1	0	page2	D7~D0
•	•	•			•
0	1	1	0	page6	D7~D0
0	1	1	1	page7	D7~D0
1	0	0	0	page8(Icon page)	D0

9.5. Set column address

AO)	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	1	X7	X6	X5	X4
	0	0	0	0	0	0	X3	X2	X1	X0

The row address can be selected in the range of $0\sim131$, two instructions are required to complete the complete setting.

Х	Х	Х	X4	Х3	Х	Х	Х	Row Address
7	6	5			2	1	0	
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
:	:	:	:	•	:	:	:	
1	0	0	0	0	0	0	1	129
1	0	0	0	0	0	1	0	130
1	0	0	0	0	0	1	1	131

9.6, write data (write data)

A0	R/W(RWR)	D6	D5	D4	D3	D2	D1	D0
1	0	D6	D5	D4	D3	D2	D1	D0

After the address setting is completed, MPUCan be continuously DDRAMWrite data, but after a row is written, it must be resetX, YThe next row of data can be written only after the address is XAfter the address overflows, the original input data will be overwritten.

9.7,SEGDisplay mode (seg direction)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	0	MX

MX=0: Normal display mode (SEG0->SEG131

) MX=1: Left-right inverted display mode (

SEG131~SEG0)

9.8 Reverse display (inverse display)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1	1	IN V

INV=0: Normal display mode

INV=1: Invert display mode

9.9, full screen (all pixel on)

Α0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1	0	AP

AP=0: Normal display mode

AP=1: Full screen display mode

Mode

10, bias selection (bias selection)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	0	1	BS

10.1, Reset (RESET)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	0	0	0	1	0

After executing this instruction, the circuit enters the software reset state. The register values are detailed in the reset state register table.

10.2,COMScan mode (com direction)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	0	0	MY	-	-	-

MY=0: Normal scanning display mode (COM0~COM63)

MY=1: Upside-down scanning display

mode (COM63~COM0)

10.3, Power saving mode (power save)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	1	1	1	0
0	0	1	0	1	0	0	1	0	1

 ${\sf ST7567The\ power\ saving\ mode\ of\ the\ circuit\ is\ realized\ by\ using\ two\ instructions\ together.\ The\ first\ instruction\ is\ to\ set\ the\ display\ off.}$

(D=0),


The second instruction is to set the screen to full brightness (AP=1) , then the circuit enters power saving mode, the circuit works when entering power saving mode

state:


1,RCClock Off

2, the built-in power management circuit shuts down

3,LCDThe timing of the shutdown occurs, all COM,SEGThe port is set to 0 Potential $\,$



whenFD=0When the circuit works according to the following timing sequence



picture19, Working sequence


When exiting the power saving mode, the above two instructions are executed. After exiting the power saving mode, the circuit returns to the configuration state before the power saving mode.

10.4, set the voltage multiplier (set booster)

A0	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	1	1	1	1	0	0	0
0	0	0	0	0	0	0	0	0	BL

BL=0: 4 倍压

BL=1:5 倍压



11. , NOP

AO	R/W(RWR)	D7	D6	D5	D4	D3	D2	D1	DO
0	0	1	1	1	0	0	0	1	1

当设置为这条指令时,电路不执行任何操作

11.1、工作时序

11.2、电路上电




图 21、上电时序


- 注:下面表格有参数的详细描述
- 1、tRW 和 tR 请参考时序参数指标
- 2、RESET 请参考4.11.6节说明
- 3、5ms 是为了符合LCD屏的规格和电源部分外接器件的要求。可根据实际使用的器件来检测
- 4、INSTRUCTION 功能的详细描述见4.11节说明
- 5、VDDI或者 VDDA电压上升到预定值的90%时,被视为电源的稳定态。

11.3、时序要求:

参 数	符号	条件	备注
VDDA 电源延时	toN-V2	0 ≤ toN-V2	VDDI 和 VDDA 在任何情况下都不会损坏电路。
RSTB 输入时间	tON-RST	没有限制	 在上电期间,如果RSTB 为低电平、高电平或者补丁态,RSTB有效的外部复位应该是在VDDI 电压稳定后。 电源电压稳定后,在任何时候都可以使RSTB置为低电平。 tRW 和 tR 必须符合RSTB的时序要求。 防止损坏显示,推荐的时序是: 0 ≤ tON-RST ≤ 30 ms.

注:表中给出的时序要求是为了防止损坏LCD模组

11.4、显示数据




注:参考项目

- 1、INSTRUCTION 功能的详细描述见4.11节分说明
- 2、在显示打开之前,推荐要写入显示数据,即初始化DDRAM

11.5、刷新

推荐在固定的间隔时间刷新时序



注:


- 1、电源稳定时间取决于加载的LCD屏。
- 2、上图中给出的电源稳定时间的条件是: LCD屏尺寸=1.4", C1=1uF, C2=1uF, VDD=2.7V, Vop=9V。

11.6 、电路掉申时序及流程


电路在省电模式时,LCI输出端拉到VSS,模拟输出端处于放电状态,电源电压关断。下面给出的两种 方式可以触发电路进入省电模式。

使用省电模式

掉电流程:



11.7、硬件复位功能: 掉电流程:



在内置电源电路关断和完全放电之后,VDD1和VDDA电压被移掉。

注:

- 1、tPOFF: 内部电源放电时间≥250ms(最大)
- 2、tV2OFF: VDDI和 VDDA关断时间≥Oms(最小)
- 3、不建议在VDDA关断前,先关断VDDI。关断了VDDI,电路内部状态不稳定,可能会停止放电。未被放掉的电压可能会流入COM/SEC输出端,及极化LCD屏。
- 4、VDDI和 VDDA不同时供电,不会损坏电路
- 5、时序与负载屏和外接电容有关
- 6、 上图中的时序测试条件: LCD P屏尺寸 = 1.4" , C1=1uF, C2=1uF
- 7、VDDA关断时,下降时间要满足如下要求: 20ms ≤ tPFall ≤ 0.2s

12. Sample reference program:

```
driver IC : st7567
            :
// LCD
                  1/65 duty, 1/9 bias, 8.8V vop
// interface : SPI
          : 00
//ver
          : - 07
// date
          : VDD 3.1v
//other
#include "reg51.h"
/*
  sbit RS = P3^7;
                  AO
  sbit RES = P3<sup>3</sup>;
                  Reset
  sbit CS = P3^4;
                  Partial Selection
  sbit SCL = P1<sup>1</sup>;
  sbit SDI = P1<sup>0</sup>;
* /
  sbit CS = P1^0;
  sbit RES = P1<sup>1</sup>;
  sbit RS = P1^2;
  sbit SCL = P1<sup>3</sup>;
  sbit SDI = P1<sup>4</sup>;
// sbit SCL = P1<sup>6</sup>;
// sbit SDI = P1^7;
   sbit key1=P2 1;
  sbit
       key2=P2 2;
```

```
sbit pause=P2*0;
void writec(uchar);
void stop(void);
void writed(uchar);

#define uchar unsigned char
#define Uint unsigned int
    uchar vop=0x29;

uchar code chara1[]= { /
*-- An image was loaded:C:\Users\02.bmp --*/
/*-- widthxHeight =128x64 --*/
};ucharcodechara2[]=
{/*Imagesize:128x64pixels*//*--....C:\Users\1.bmp--*//
```

```
void delay1(unsigned int t)
{
  while(t>0)
  {
    t--; //TT-
    pause=1;
    if(pause==0)stop();
 }
}
void flash(unsigned int t)
  while(t>0)
  {
   t--;
              //TT-
 }
        void stop()
```

```
flash(100);
  while(pause==0)
  {
   pause=1;
   key1=1;
   key2=1;
   if(key1==0)
   {
   flash(200);
   if(key1==0)
   {
   while(key1==0);
   flash(100);
      if(vop<63)
      {
      vop++;
   writec(0x81);
      writec(vop);}
      }
}
   else if(key2==0)
    flash(100);
  if(key2==0)
   {
     while(key2==0);
     flash(100);
     if(vop>0)
     {
      vop--;
   writec(0x81);
      writec(vop);
   }
    }
```

```
}
          }
     }
void writec(uchar com)
{ unsigned char i ;
  CS=0;
 RS=0;
   for(i=0;i<8;i++)
    { com=com<<1;
    SDI=CY;
   SCL=1;
    SCL=0;
    }
    CS=1;
 RS=1;
 }
void writed(uchar dat)
{ unsigned char i;
  CS=0;
    RS=1;
  for(i=0;i<8;i++)
    {
    dat=dat<<1;
    SDI=CY;
    SCL=1;
    SCL=0;
   }
    CS=1;
  RS=1;
```

```
}
 void init()
    uchar col;
    RES=1;
    flash(1000);
    RES=0;
    flash(2000);
    RES=1;
    flash(1000);
 writec(0xe3);
                 // reset signal
 writec(0xa3);
                 //(0xa2 1/9 bias,1/65
 writec(0xa0);
                 duty) // ADC select
 writec(0xc8);
                 // command output select //
 writec(0x2f);
                 power control
 writec(0x24);
                 // select resistor ratio Rb/
 writec(0x81);
                  Ra // select volume
 writec(20);
                // vop
 writec(0xf8);
                 // x4
 writec(0x08);
                 // x4
  writec(0xb0);//set page address
       writec(0x10);//set column address
       writec(0x00);
        for(col=0;col<128;col++) {
           written(0x00);
       }
 writec(0xaf); //display on
}
void display(uchar dat1,uchar dat2) {
    uchar row,col;
```

```
for (row=0xb0; row<0xb8; row++) {
       writec(row);//set page address
       writec(0x10);//set column address
       writec(0x00);
       for(col=0;col<128;col++) {
           written(dat1);
           written(dat2);
       }
    }
    delay1(50000);
}
void displaychar(uchar *p) {
    uchar row,col;
    for (row=0xb0; row<0xb8; row++) {
       writec(row);//set page address
       writec(0x10);//set column address
       writec(0x00);
       for(col=0;col<128;col++)
       written(*p++);
    }
    delay1(50000);
}
void main(void)
```

delay1(1000);

0XB8

//0XB0

```
vop=0x29; //vop=9.1V
//vop=0x15; //vop=7.1V
init();
while (1)
{
    display(0xff,0xff);
    display(0x00,0x00);
    display(0x55,0xaa);
    display(0xaa,0x55);
    displaychar(chara1);
    displaychar(chara2);//vop_test();
}
```