

Str. Polithenicii 1 500024 – Brașov

tel.: (+40) 268.474.718 | fax: (+40)

268.474.718

f-iesc@unitbv.ro | www.unitbv.ro/fiesc

# Limbaje de descriere hardware


Tema 5: Gray Code Counter DW03\_cntr\_gray

Cadru didactic: Prof. Nicula Dan Student: Neagu Lucian-Alexandru Specializarea: Electronică Aplicată

Anul:3

Grupa: 4LF291





# DW03\_cntr\_gray

#### Gray Code Counter


#### **Features**

- · Gray encoded outputs
- · Asynchronous reset
- · Count enable
- · Glitch-free outputs

# Description

DW03\_cntr\_gray is a gray code counter with gray to bit decoder. The counter is width bits wide and has 2<sup>width</sup> states. The counter is clocked on the positive edge of the clk input. Because the count sequence is Gray Code, that is, only one counter bit changes state between successive states, the decoded outputs are glitch-free.

reset, active low, provides for an asynchronous reset of the counter to "000...0". If the reset pin is connected to '1', then the reset logic is not synthesized, resulting in a smaller and faster counter.



When the count enable pin, cen, is HIGH, the counter is active. When cen is LOW, the counter is disabled, and count remains at the same value.

Table 1 - Pin Description

Pin Name	Size	Type	Function
cen	1	Input	Count enable, active high
clk	1	Input	Clock
reset	1	Input	Asynchronous reset, active low
count	width	Output	Gray coded counter output
decode_out	2 <sup>width</sup>	Output	Bit decode of current count

Table 2 - Parameter Description

Parameter	Function	Legal Range
width	Word length of counter	≥1



## Gray Code Counter

Table 3 - Counter Operation Truth Table

reset	cen	Operation
0	Х	Reset
1	0	Standby
1	1	Count


Table 4 - Synthesis Implementations


Implementation Name	Function	License Required
str	Synthesis model	DesignWare-Foundation

Table 5 - Simulation Models

Model	Function	
DW03.DW03_CNTR_GRAY_CFG_SIM	Design unit name for VHDL simulation	
dw/dw03/src/DW03_cntr_gray_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW03_cntr_gray.v	Verilog simulation model source code	

## Functional Operation (width = 3)





```
C:\Users\neagu\Desktop\tema Idh\hdI\cntr_gray.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
 3 🚽 🖶 🖺 🥫 🥱 😘 🐴 🔏 🛍 🐧 🗩 🗩 🗷 🖼 🤏 🤏 👺 📆 🖺 🌃 🗗 🗡 📾 💇 🕩 🗩 🗎 🕟
🔚 cntr_gray.v 🛛 🔡 ck_rst_tb.v 🗵 🔡 cntr_gray_test.v 🗵 🔡 generator_semnal.v 🗵
        // Universitatea Transilvania din Brasov
        // Proiect : Limbaje de descriere hardware
        // Autor
  4
                         : <Neagu Lucian-Alexandru>
  5
        // Data
                        : <4/4/2022>
        // Descriere : <Gray Code Counter>
  9
      module cntr_gray #(parameter WIDTH = 4)( // latimea registrului
        input
                                       clk,
        input
                                        rst_n,
        input
                                        cen,
                                                        // cod natural
  14
        output reg [WIDTH-1:0]
                                       binary,
        output wire [WIDTH-1:0] output wire [WIDTH-1:0]
                                                         // cod Gray
                                        count,
 16
                                       decode out
  17
 18
 19
      always @(posedge clk or negedge rst_n) begin
                                                                                         //resetarea valorii numarato
                 if(~rst_n) begin binary <= 'd0; end</pre>
                                            begin binary <= binary + 'd1; end
                  else if(cen == 1)
                                                                                         //incrementarea valorii numa
 24
 25
 26
             assign count = {binary[WIDTH-1], binary[WIDTH-1:1] ^ binary[WIDTH-2:0]};
             assign decode_out[3] = count[3];
assign decode_out[2] = count[3] ^ count[2];
assign decode_out[1] = decode_out[2] ^ count[1];
assign decode_out[0] = decode_out[1] ^ count[0];
 27
                                                                         //LSB
                                                                        // decodare byte 3
// decodare byte 2
// decodare byte 1
 29
 30
        endmodule
  33
 34
        module gray_counter(clk, rst, out);
  35
         input clk, rst;
 36
         output reg [3:0] out;
                                                                        `ifdef FOR LOOP
                                                                            for (int i=0;i<WIDTH-1;i=i++) begin
         reg q0, q1, q2;
 39
        reg [3:0] count;
                                                                            count[i] <=q[i+1]^q[i];
 40
                                                                                decode out \leftarrow 1 \leftarrow q;
 41
         always @ (posedge clk)
                                                                            count[WIDTH-1]<=q[WIDTH-1];</pre>
 42
         begin
 43
          if (rst)
                                                                        `else
<
```

Verilog file

length: 2,619



```
C:\Users\neagu\Desktop\tema Idh\debug\hdl\cntr_gray_test.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
🕞 🤮 🗎 🖺 🥦 🧓 🧸 🎼 🚯 🗶 🗲 🛗 😭 🗨 🎥 🖟 🖟 🕒 🖼 🚳 🚳 🖟 🕒 🖼 🖼 🗀 🗎
📙 cntr_gray.v 🗵 📙 ck_rst_tb.v 🗵 📙 cntr_gray_test.v 🗵 📙 generator_semnal.v 🗵
       // Universitatea Transilvania din Brasov
        // Proiect : Limbaje de descriere hardware
// Autor : <Neagu Lucian-Alexandru>
        // Data
                      : <4/4/2022>
       // Descriere : <Conter Gray Test>
  9
        module cntr_gray_test;
        localparam WIDTH = 4;
        wire
                             clk;
 13
        wire
                             rst n;
 14
        wire
                             cen;
        wire [WIDTH-1:0]
                             decode out;
 16
17
        wire [WIDTH-1:0]
                             count:
        ck_rst_tb #(.CK_SEMIPERIOD ('d10))
 18
      i_ck_rst_tb(
.clk (clk ),
.rst_n (rst_n)
 19
 20
 23
        generator_semnal #(.CK_SEMIPERIOD ('d10))
      i_generator_semnal (
.clk (clk ),
 24
 25
 26
        .rst_n
                 (rst_n),
 27
        .cen
                (cen )
       L);
 28
 29
      cntr_gray i_cntr_gray(
  30
        .clk
                         (clk),
        .decode_out
                         (decode out),
        .cen
                          (cen),
        .count
                       (count),
 34
        .rst_n
                         (rst_n)
       L);
 35
 36
 37
        endmodule
```

Verilog file



```
C:\Users\neagu\Desktop\tema |dh\debug\hd|\ck_rst_tb.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
 3 🚽 🖶 🖺 🥫 🥫 🚵 🔏 🛍 🛍 🗗 🗩 🗷 ា 🗎 🗩 🗷 🗷 🗷 🗷 🖎 🗷 🗷 🖎 🗷 🖂 🖂 🚍 🖂 🖂 🖂 🖂 🖂 🧸 🧸 🖂 🕳 🖼 🚳 🗳 🖎 📾 🐠 💌 🖽
₽//-----
       // Universitatea Transilvania din Brasov
       // Departamentul de Electronica si Calculatoare
       // Proiect : Laborator HDL
// Modul : ck_rst_tb
// Autor : Dan NICULA (DN)
// Data : Oct. 1, 2019
  8
       // Descriere : Generator de semnal de ceas si de reset asincron (activ 0)
  9
       // Modificari :
 12
       // Oct. 1, 2019 (DN): Initial
 13
 14
 15
      module ck rst tb #(
 16
17
       parameter CK_SEMIPERIOD = 'd10
                                            // semi-perioada semnalului de ceas
                                        , // ceas
       ) (
                              clk
       output reg
                                              // reset asincron activ 0
 19
        output reg
                                rst_n
       L);
 21
       initial
      begin
                                 // valoare initiala 0
 24
         forever #CK SEMIPERIOD // valoare complementata la fiecare semi-perioada
 25
26
27
28
           clk = \sim clk;
      initial begin
        rst_n <= 1'b0; // init
repeat(3) @ (posedge clk);
                           // initial inactiv
 29
 30
         rst_n <= 1'b1; // activare sincrona
         @ (posedge clk);
 34
       end
 36
       endmodule // ck rst tb
```

Verilog file | length: 1,23



```
C:\Users\neagu\Desktop\tema Idh\debug\hdl\generator_semnal.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
🕞 🤮 🗎 🖺 🥦 🧓 🎥 🔏 🐚 🖒 🕩 🖍 🕽 C | ## 🧺 | 💌 👒 | 📭 🖫 🖺 11 📜 📮 💹 🕼 🕼 🔊 💌 🕩 🗩 🖼
📙 cntr_gray.v 🗵 📙 ck_rst_tb.v 🗵 🛗 cntr_gray_test.v 🗵 🛗 generator_semnal.v 🗵
        // Universitatea Transilvania din Brasov
        // Proiect : Limbaje de descriere hardware // Autor : <Neagu Lucian-Alexandru>
        // Data
                     : <4/4/2022>
        //-----
        // Descriere : <Generator Semnal>
       L//----
        module generator semnal
      =# (parameter CK SEMIPERIOD = 'd10,
       parameter WIDTH = 3)
 13
      □(
 14
15
             input
                                    clk,
            input
                                   rst_n,
 16
             output reg
                                    cen
 17
 18
  19
       initial
      begin
 21
22
23
24
             cen <=1'b0;
            @ (posedge clk);
repeat(4) @ (posedge clk);
cen <= 1'b1;</pre>
 25
 26
27
            repeat(10) @ (posedge clk);
            $stop;
 28
29
        end
        endmodule
```

Verilog file length: 8

B



Neagu Luciam - Alexandru Gn 41F291 Gray Code Counter - Circuit Simulator

