计算机组成原理 实验报告

姓名: 魏钊 学号: PB18111699 实验日期: 2020-6-7

一、实验题目:

实验五 流水线 CPU


二、实验目的:

- 1. 理解流水线 CPU 的组成结构和工作原理;
- 2. 掌握数字系统的设计和调试方法;
- 3. 熟练掌握数据通路和控制器的设计和描述方法。

三、实验平台:

ISE / Vivado (暂不支持其他 Verilog HDL 开发环境的检查)

四、实验过程:



指令存储器: 256 x 32 位 ROM, IP 例化, 分布式存储器

数据存储器: 256 x 32 位 RAM, IP 例化, 分布式存储器

相关信号说明:

IFID.v			
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	en	使能信号,高电平有效
input	[0:0]	flush	清空信号,高电平有效
input	[31:0]	PCPlus_in	IF 段的 PC+4
input	[31:0]	IMemout_in	IF 段的 Imem 输出
output	[31:0]	PCPlus_out	ID 段的 PC+4
output	[31:0]	IMemout_out	ID 段的 Imem 输出

output	[51.0]	IIVICIIIOUL_OUL	D 探印 IIICIII 棚田
		IDEX.v	
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	en	使能信号高电平有效
input	[0:0]	flush	清空信号高电平有效
input	[31:0]	PCPlus_in	ID 段的 PCPlus
input	[31:0]	RegRdout1_in	ID 段的 RegRdout1
input	[31:0]	RegRdout2_in	ID 段的 RegRdout2
input	[31:0]	IMMSignExtended_in	ID 段的 IMMSignExtended
input	[31:0]	IMMZeroExtended_in	ID 段的 IMMZeroExtended
input	[31:0]	ShamtZeroExtended_in	ID 段的 ShamtZeroExtended
input	[4:0]	Rs_in	ID 段的 Rs
input	[4:0]	Rt_in	ID 段的 Rt
input	[4:0]	RegWtaddr_in	ID 段的 RegWtaddr
output	[31:0]	PCPlus_out	EX 段的 PCPlus
output	[31:0]	RegRdout1_out	EX 段的 RegRdout1
output	[31:0]	RegRdout2_out	EX 段的 RegRdout2
output	[31:0]	IMMSignExtended_out	EX 段的 IMMSignExtended
output	[31:0]	IMMZeroExtended_out	EX 段的 IMMZeroExtended
output	[31:0]	ShamtZeroExtended_out	EX 段的 ShamtZeroExtended
output	[4:0]	Rs_out	EX 段的 Rs
output	[4:0]	Rt_out	EX 段的 Rt
output	[4:0]	RegWtaddr_out	EX 段的 RegWtaddr
input	[0:0]	RegDst_in	ID 段的 RegDst
input	[0:0]	ALUSrcASel_in	ID 段的 ALUSrcASel
input	[1:0]	ALUSrcBSel_in	ID 段的 ALUSrcBSel
input	[4:0]	ALUControl_in	ID 段的 ALUControl
input	[0:0]	DMemRead_in	ID 段的 DMemRead
input	[0:0]	DMemWrite_in	ID 段的 DMemWrite
input	[0:0]	DMemtoReg_in	ID 段的 DMemtoReg
input	[0:0]	RegWrite_in	ID 段的 RegWrite
output	[0:0]	RegDst_out	EX 段的 RegDst
output	[0:0]	ALUSrcASel_out	EX 段的 ALUSrcASel
output	[1:0]	ALUSrcBSel_out	EX 段的 ALUSrcBSel
output	[4:0]	ALUControl_out	EX 段的 ALUControl
output [0:0]		DMemRead_out	EX 段的 DMemRead
output	output [0:0]		EX 段的 DMemWrite
output	output [0:0]		EX 段的 DMemtoReg
output	[0:0]	RegWrite_out	EX 段的 RegWrite

	EXMEM.v			
输入/输出	宽度	信号名	说明	
input	[0:0]	clk	时钟沿	
input	[0:0]	en	使能信号高电平有效	
input	[0:0]	flush	清空信号高电平有效	
input	[31:0]	ALUResult_in	EX 段的 ALUResult	
input	[31:0]	DMemin_in	EX 的 Dmemin	
input	[4:0]	RegWtaddr_in	EX 的 RegWtaddr	
output	[31:0]	ALUResult_out	MEM 段的 ALUResult	
output	[31:0]	DMemin_out	MEM 的 Dmemin	
output	[4:0]	RegWtaddr_out	MEM 的 RegWtaddr	
input	[0:0]	DMemRead_in	EX 段的 DMemRead	
input	[0:0]	DMemWrite_in	EX 段的 DMemWrite	
input	[0:0]	DMemtoReg_in	EX 段的 DMemtoReg	
input	[0:0]	RegWrite_in	EX 段的 RegWrite	
output	[0:0]	DMemRead_out	MEM 段的 DMemRead	
output	[0:0]	DMemWrite_out	MEM 段的 DMemWrite	
output	[0:0]	DMemtoReg_out	MEM 段的 DMemtoReg	
output	[0:0]	RegWrite_out	MEM 段的 RegWrite	

MEMWB.v			
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	en	使能信号高电平有效
input	[0:0]	flush	清空信号高电平有效
input	[31:0]	ALUResult_in	MEM 段的 ALUResult
input	[31:0]	DMemout_in	MEM 段的 Dmemout
input	[4:0]	RegWtaddr_in	MEM 段的 RegWtaddr
output	[31:0]	ALUResult_out	WB 段的 ALUResult
output	[31:0]	DMemout_out	WB 段的 DMemout
output	[4:0]	RegWtaddr_out	WB 段的 RegWtaddr
input	[0:0]	DMemtoReg_in	MEM 段的 DMemtoReg
input	[0:0]	RegWrite_in	MEM 段的 RegWrite
output	[0:0]	DMemtoReg_out	WB 段的 DMemtoReg
output	[0:0]	RegWrite_out	WB 段的 RegWrite

forward.v			
输入/输出	宽度	信号名	说明
input	[4:0]	Rs_EX	EX 段的 Rs
input	[4:0]	Rt_EX	EX 段的 Rt
input	[0:0]	RegWrite_MEM	MEM 段的 RegWrite
input	[0:0]	RegWrite_WB	WB 段的 RegWrite
input	[4:0]	RegWtaddr_MEM	MEM 段的 RegWtaddr
input	[4:0]	RegWtaddr_WB	WB 段的 RegWtaddr
output	[1:0]	RegRdout1Sel_Forward_EX	EX 段的 RegRdout1Sel_Forward
output	[1:0]	RegRdout2Sel_Forward_EX	EX 段的 RegRdout2Sel_Forward

hazard.v			
输入/输出	宽度	信号名 说明	
input	[4:0]	Rs_ID	ID 段的 Rs
input	[4:0]	Rt_ID	ID 段的 Rt
input	[4:0]	RegWtaddr_EX	EX 段的 RegWtaddr
input	[0:0]	DMemRead_EX	EX 段的 DMemRead
output	[0:0]	PCEn	允许 PC 更新,高电平有效
output	[0:0]	IF_ID_En	允许 IFID 更新,高电平有效
output	[0:0]	ID_EX_Flush	IDEX 清空,高电平有效

control.v				
输入/输出	宽度	信号名	说明	
input	[0:0]	clk	时钟沿	
input	[0:0]	rst	复位信号高电平有效	
input	[5:0]	Ор		
input	[4:0]	Rt		
input	[5:0]	Funct		
input	[1:0]	RsCMPRt	Rs 和 Rt 寄存器比较结果	
input	[1:0]	RsCMPZero	Rs 寄存器和 0 比较结果	
output	[1:0]	PCSrc	0:+4, 1:Branch, 2:J, 3:JR	
output	[0:0]	RegDst	0:RegWtaddr=rt, 1:RegWtaddr=rd	
output	[0:0]	ALUSrcASel	0:RegRdout1, 1:ShamtZeroExtended	
output	[1:0]	ALUSrcBSel	0:RegRdout2, 1:IMMSignExtended, 2:IMMZeroExtended	
output	[4:0]	ALUControl		
output	[0:0]	DMemRead	1:En	
output	[0:0]	DMemWrite	1:En	
output	[0:0]	DMemtoReg	0:Aluout, 1:DMemout	
output	[0:0]	RegWrite	1:En	

ALU:

```
define A_NOP 5'd00 //nop
22
23
     define A_ADD 5'd01 //signed_add
24
     define A_SUB 5'd02 //signed_sub
25
     define A_AND 5'd03 //and
     define A_OR 5'd04 //or
26
     define A_XOR 5'd05 //xor
27
     define A_NOR 5'd06 //nor
28
29
     define A_ADDU 5'd07 //unsigned_add
30
     define A_SUBU 5'd08 //unsigned_sub
     define A_SLT 5'd09 //slt
31
32
     define A_SLTU 5'd10 //unsigned_slt
     define A_SLL 5'd11 //sll
33
34
     define A_SRL 5'd12 //srl
     define A_SRA 5'd13 //sra
35
     define A_MOV 5'd14 //movz, movn
36
37
     define A_LUI 5'd15 //lui
     module alu(
38
         input [31:0] alu_a, //无符号型的, 如果有负数, 是以补码存储
39
         input [31:0] alu_b,
40
         input [4:0] alu_op,
41
         output reg [31:0] alu_out
42
43
         );
44
         always@(*)
45
             case (alu_op)
46
47
                  A_NOP: alu_out = 0;
                  A_ADD: alu_out = alu_a + alu_b;
48
                  A_SUB: alu_out = alu_a - alu_b;
49
                 A_AND: alu_out = alu_a & alu_b;
50
```

```
51
                A_OR : alu_out = alu_a | alu_b;
                A_XOR: alu_out = alu_a ^ alu_b;
52
                A_NOR: alu_out = (alu_a \mid alu_b);
53
                A_ADDU: alu_out = alu_a + alu_b;
55
                A_SUBU: alu_out = alu_a - alu_b;
                A_SLT: //a <b (signed) return 1 else return 0;
56
                   begin
57
                      if(alu_a[31] == alu_b[31]) alu_out = (alu_a < alu_b) ? 32'b1 : 32'b0;
58
                      //对于不加signed的变量类型,运算和比较视为无符号,但依然可以存储有符号数,这里相当于自行根据首位判断
59 €
                      //首位相等,即同号情况,直接比较,如果同正,后面31位大的,原数就大,如果同负,后面31位(补码)大的,依然
60 🖨
                      else alu_out = (alu_a[31] < alu_b[31]) ? 32'b0: 32'b1; //异号情况,直接比较符号
61
                   end
               /* A_SLT://法2: 使用$signed()
63
                   alu_out = ($signed(alu_a) < $signed(alu_b)) ? 32'b1 : 32'b0;*/
64
                A_SLTU: alu_out = (alu_a < alu_b) ? 32'b1 : 32'b0;
65
                A_SLL: alu_out = alu_b << alu_a;</pre>
66
                A_SRL: alu_out = alu_b >> alu_a;
                A_SRA: alu_out = $signed(alu_b) >>> alu_a;
68
               //使用>>>为算术右移,高位补符号,应该注意,如果是无符号数,>>>仍是逻辑右移,故应该$signed
69
70
                A_MOV: alu_out = alu_b;//原样输出,相当于reg[rt],mov本不需要通过alu,但因为是RType格式,故统一
                A_LUI: alu_out = alu_b << 16;
71
72
               default: ;
73
            endcase
74
     endmodule
```

Regfile:

```
23 - module regfile(
24
         input clk,
         input rst_n,
25
         input [4:0] rAddr1, //读地址1
26
         output [31:0] rDout1, //读数据1
27
         input [4:0] rAddr2, //读地址2
28
         output [31:0] rDout2, //读数据2
29
         input [4:0] wAddr, //写地址
30
         input [31:0] wDin, //写数据
31
         input wEna//写使能
32
33
     );
         reg [31:0] data [0:31];
34
         integer i:
35
         assign rDout1=data[rAddr1];//读1
36
         assign rDout2=data[rAddr2];//读2
38
         always@(posedge clk or negedge rst_n)//写和复位
39 🖨
             if(~rst_n)
40 ⊝
             begin
41 🖨
                 for(i=0; i<32; i=i+1) data[i]<=0;
42
             end
43 🖒
             else
44
45 🖨
             begin
                 if (wEna)
46 □
                      if(wAddr!=0)
47 Ö
                            data[wAddr] <=wDin;
48 🖨
49 🖨
             end
50 🛆 endmodule
```

2路和4路选择器:

```
23 - module mux #(parameter WIDTH = 32)(
        input sel,
        input [WIDTH-1:0] d0,
25
        input [WIDTH-1:0] d1,
26
        output [WIDTH-1:0] out
        assign out = (sel == 1'b1 ? d1 : d0);
30 🛆 endmodule
23 module mux4 #(parameter WIDTH = 32) (
         input [1:0] sel,
24
         input [WIDTH-1:0] d0,
25
         input [WIDTH-1:0] d1,
26
         input [WIDTH-1:0] d2,
27
        input [WIDTH-1:0] d3,
28
          output reg [WIDTH-1:0] out
29
         );
30
         always@(*)
31 🖨
             case(sel)
32 ⊖
                  2' b00: out=d0;
33
                  2' b01: out=d1;
34
                  2' b10: out=d2;
35
                  2' b11: out=d3;
36
                  default::
              endcase
38 🖨
39 🖨 endmodule
```

D 触发器:

```
23 - module dff #(parameter WIDTH = 32) ( //Data Flip-Flop
24
         input clk,
         input en.
25
         input rst,
26
27
         input [WIDTH-1:0] datain,
         output reg [WIDTH-1:0] dataout
28
         );
29
        always@(posedge clk)
30 🖨
31 ♀
        begin
             if(rst)
32 🖨
                 dataout <= 0:
33 !
34 🖨
             else if(en)
35 🗀
                 dataout <= datain;
36 🖨
         end
37 △ endmodule
```

IFID:

```
23 - module IFID(
24
          input clk,
          input en,
25
          input flush,
26
          input [31:0] PCPlus_in,
27
          input [31:0] IMemout_in,
28
          output [31:0] PCPlus_out,
29
          output [31:0] IMemout_out
30
         );
31
           dff dff1(clk, en, flush, PCPlus_in, PCPlus_out);
32
           dff dff2(clk, en, flush, IMemout in, IMemout out);
33
34 🛆 endmodule
```

IDEX:

```
23 module IDEX(
         input clk,
24
25
         input en.
         input flush, //flush for stall or start
26
         input [31:0] PCPlus_in,
27
         input [31:0] RegRdout1_in,
28
         input [31:0] RegRdout2_in,
29
         input [31:0] IMMSignExtended_in,
30
         input [31:0] IMMZeroExtended_in,
31
         input [31:0] ShamtZeroExtended_in,
32
         input [4:0] Rs_in,
33
         input [4:0] Rt_in,
34
         input [4:0] RegWtaddr_in,
35
         output [31:0] PCPlus_out,
36
         output [31:0] RegRdout1_out,
37
          output [31:0] RegRdout2_out,
38
39
          output [31:0] IMMSignExtended_out,
          output [31:0] IMMZeroExtended_out,
40
          output [31:0] ShamtZeroExtended_out,
41
         output [4:0] Rs_out,
42
         output [4:0] Rt_out,
43
          output [4:0] RegWtaddr out,
44
          //control
45
         input RegDst_in,
46
         input ALUSrcASel_in,
47
         input [1:0] ALUSrcBSel_in,
48
         input [4:0] ALUControl_in,
49
50
         input DMemRead_in,
         input DMemWrite in,
51
```

```
input DMemtoReg_in,
52
          input RegWrite_in,
53
54
          output RegDst_out,
          output ALUSrcASel_out,
55
          output [1:0] ALUSrcBSel_out,
56
          output [4:0] ALUControl_out,
57
          output DMemRead_out,
58
59
          output DMemWrite_out,
          output DMemtoReg_out,
60
          output RegWrite_out
61
62
          );
           dff dff1(clk, en, flush, PCPlus_in, PCPlus_out);
63
           dff dff2(clk, en, flush, RegRdout1_in, RegRdout1_out);
64
           dff dff3(clk, en, flush, RegRdout2_in, RegRdout2_out);
65
           dff dff4(clk, en, flush, IMMSignExtended_in, IMMSignExtended_out);
66
           dff dff5(clk, en, flush, IMMZeroExtended_in, IMMZeroExtended_out);
67
68
           dff dff6(clk, en, flush, ShamtZeroExtended_in, ShamtZeroExtended_out);
           dff #(5) dff7(clk, en, flush, Rs_in, Rs_out);
69
           dff #(5) dff8(clk, en, flush, Rt_in, Rt_out);
71
           dff #(5) dff9(clk, en, flush, RegWtaddr_in, RegWtaddr_out);
72
           dff #(1) dff10(clk, en, flush, RegDst_in, RegDst_out);
73
           dff #(1) dff11(clk, en, flush, ALUSrcASel_in, ALUSrcASel_out);
           dff #(2) dff12(clk, en, flush, ALUSrcBSel_in, ALUSrcBSel_out);
74
           dff #(5) dff13(clk, en, flush, ALUControl_in, ALUControl_out);
75
           dff #(1) dff14(clk, en, flush, DMemRead_in, DMemRead_out);
76
77
           dff #(1) dff15(clk, en, flush, DMemWrite_in, DMemWrite_out);
           dff #(1) dff16(clk, en, flush, DMemtoReg_in, DMemtoReg_out);
78
79
           dff #(1) dff17(clk, en, flush, RegWrite in, RegWrite out);
80 🖨 endmodule
```

EXMEM:

```
23 - module EXMEM(
24
           input clk,
25
           input en,
           input flush,
26
           input [31:0] ALUResult_in,
27
           input [31:0] DMemin_in,
           input [4:0] RegWtaddr_in,
29
           output [31:0] ALUResult_out,
30
           output [31:0] DMemin_out,
           output [4:0] RegWtaddr_out,
32
33
           //control
34
           input DMemRead_in,
           input DMemWrite_in,
35
36
           input DMemtoReg_in,
37
           input RegWrite_in,
           output DMemRead_out,
39
           output DMemWrite_out,
           output DMemtoReg_out,
           output RegWrite_out
41
42
           dff dff1(clk, en, flush, ALUResult_in, ALUResult_out);
43
           dff dff2(clk, en, flush, DMemin_in, DMemin_out);
44
45
           dff #(5) dff3(clk, en, flush, RegWtaddr_in, RegWtaddr_out);
           dff #(1) dff14(clk, en, flush, DMemRead_in, DMemRead_out);
46
           dff #(1) dff15(clk, en, flush, DMemWrite_in, DMemWrite_out);
47
           dff #(1) dff16(clk, en, flush, DMemtoReg_in, DMemtoReg_out);
48
           dff #(1) dff17(clk, en, flush, RegWrite_in, RegWrite_out);
49
50 🖨 endmodule
```

MEMWB:

```
23 - module MEMWB(
          input clk,
24
25
          input en,
         input flush,
26
          input [31:0] ALUResult_in,
27
         input [31:0] DMemout_in,
28
         input [4:0] RegWtaddr_in,
29
         output [31:0] ALUResult_out,
30
         output [31:0] DMemout_out,
31
32
          output [4:0] RegWtaddr_out,
          //control
33
         input DMemtoReg_in,
34
35
         input RegWrite_in,
         output DMemtoReg_out,
36
37
          output RegWrite out
         );
          dff dff1(clk, en, flush, ALUResult_in, ALUResult_out);
39
40
          dff dff2(clk, en, flush, DMemout_in, DMemout_out);
          dff #(5) dff3(clk, en, flush, RegWtaddr_in, RegWtaddr_out);
41
42
          dff #(1) dff16(clk, en, flush, DMemtoReg in, DMemtoReg out);
          dff #(1) dff17(clk, en, flush, RegWrite_in, RegWrite_out);
43
44 ⊝ endmodule
```

compare:

```
define LESS 2'b00
23
     `define EQUAL 2'b01
      define GREATER 2'b10
26 module compare(
         input signed [31:0] a,
         input signed [31:0] b,
28
        output reg [1:0] res
29
         //output isEqual
30
        );
31
        always @(*)
32 ⊖
            if(a == b) res = 2'b01;
33 🖨
34 Ҿ
            else if (a < b) res = 2'b00;
             else if (a > b) res = 2'b10;
         //assign isEqual = (a == b ? 1 : 0);
36 :
37 🖒 endmodule
```

SignExtended 模块——立即数符号扩展 过于简单,直接在 top 中实现了。

ZeroExtended 模块——立即数无符号扩展 过于简单,直接在 top 中实现了。

forward:

```
22 - module forward(
         input [4:0] Rs_EX,
24
         input [4:0] Rt_EX,
25
         input RegWrite_MEM,
26
         input RegWrite_WB,
27
         input [4:0] RegWtaddr_MEM,
28
         input [4:0] RegWtaddr_WB,
29
         output reg [1:0] RegRdout1Sel_Forward_EX,
30
         output reg [1:0] RegRdout2Sel_Forward_EX
31
32 🖨
         always @(*) begin
33
             RegRdout1Sel_Forward_EX[0] = RegWrite_WB && (RegWtaddr_WB != 0) && (RegWtaddr_MEM != Rs_EX) && (RegWtaddr_WB == Rs_EX);
34
             RegRdout1Sel_Forward_EX[1] = RegWrite_MEM && (RegWtaddr_MEM != 0) && (RegWtaddr_MEM == Rs_EX);
35
             RegRdout2Sel_Forward_EX[0] = RegWrite_WB && (RegWtaddr_WB != 0) && (RegWtaddr_MEM != Rt_EX) && (RegWtaddr_WB == Rt_EX);
36
             RegRdout2Sel_Forward_EX[1] = RegWrite_MEM && (RegWtaddr_MEM != 0) && (RegWtaddr_MEM == Rt_EX);
37 🖨
38 🖒 endmodule
```

特别注意到,目的寄存器是0寄存器的话就不进行转发。

hazard:

```
23 🖨 module hazard(
          input clk,
          input rst,
25
          input [5:0] Op,
26
          input [4:0] Rs_ID,
27
28
          input [4:0] Rt_ID,
          input [4:0] RegWtaddr EX,
29
          input [4:0] RegWtaddr_MEM,
30
          input DMemRead_EX,
31
          input DMemRead_MEM,
32
          output PCEn,
33
          output IF_ID_En,
35
          output ID_EX_Flush,
          output reg [1:0]
36
                                count
37
         assign ID_EX_Flush = ((((RegWtaddr_EX == Rs_ID) | | (RegWtaddr_EX == Rt_ID)) && (DMemRead_EX | | Op==6'b000100))
38
                                || (((RegWtaddr_MEM == Rs_ID) || (RegWtaddr_MEM == Rt_ID))
39
                                && (DMemRead_MEM || Op==6'b000100)))&&(count!=3);//条件成立则为1, 清空
40
         assign IF_ID_En = ~ID_EX_Flush; //条件成立则为0, 保持
41
         assign PCEn = (~ID_EX_Flush);//条件成立则为0,保持
42
         always@(posedge clk or posedge rst)
43 ♀
44 🖨
45 Ö
           if(rst)
46
                count<=0;
                    if(((RegWtaddr_EX == Rs_ID) || (RegWtaddr_EX == Rt_ID)) && (Op==6'b000100) && (count!=1) && (count!=2))
48
                        count<=1;
                    if(count==1)
49 🖨
            else
50
                        count<=2;
51 🖨
            else
                    if(count==2)
52
                        count<=3:
53 🖨
            else
                   if (count==3)
54 🗀
                       count<=0;
55 🖨
56 ⊝ endmodule
```

这是冒险单元,用于:

- (1) 上一条指令时 LW 指令且目的寄存器是当前指令 ID 级读的寄存器那么插入气泡。
- (2) 特殊情况:如果当前指令是 beq 指令,且上条指令的目的寄存器(例如 lw, add…)是当且 beq 指令读的寄存器则插入两个气泡。

注:特别注意的是:如果当且 beq 指令读的寄存器中至少有一个是零寄存器。因为气泡译码后,rs,rt,rd 均为零寄存器,如果不进行计数的话会根据判断条件无限产生气泡,加入 count 进行计数(统计产生气泡的数目),防止产生无限气泡。

control:

```
23 - module control(
                    input clk, rst,
                    input [5:0] Op, //instr[31:26]
25
26
                    input [4:0] Rt, //instr[20:16]
                    input [5:0] Funct, //instr[5:0]
                    input [1:0] RsCMPRt.
28
29
                    input [1:0] RsCMPZero,
                   output reg [1:0] PCSrc, //0:+4,1:Branch,2:J,3:JR
30
31
                    output reg RegDst, //0:RegWtaddr=rt, 1:RegWtaddr=rd
32
                    output reg ALUSrcASel, //0:RegRdout1, 1:ShamtZeroExtended
                    output reg [1:0] ALUSrcBSel, //0:RegRdout2,1:IMMSignExtended,2:IMMZeroExtended
33
                    output reg [4:0] ALUControl,
34
                    output reg DMemRead, //1:En
35
36
                    output reg DMemWrite, //1:En
                    output reg DMemtoReg, //0:Alwout, 1:DMemout
                    output reg RegWrite//1:En
38
39
                    reg [1:0] tmpsrc;
40
41
                    always @(*)
42
                    begin
                    if(rst)
43
44
                                       {{PCSrc}, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemRead}, {DMemTite}, {DMemtoReg}, {RegWrite}} = {{6'b00_0_0_00}, {A_MOP}, {4'b0001}};
45
46
                             end
                    else
                                               case(Op)
48
49
                                                       6'b0000000: //R-Type
50
                                                                case (Funct)
                                                                          6' b0000000: //NOP
51 🖨
                                                                      { {PCSrc}, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemTrite}, {DMemtoReg}, {RegWrite}} = { {6'b00_1_1_00}, {^A_SLL}, {4'b0000}};
53 🖨
54 🖨
                                                                     {{PCSrc}, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}} = {{6'b00 1 0 00}, {^A ADD}, {4'b0001}} :
55
                                                      endcase
56 ⊝
                                                        \{ \{ PCSrc\}, \{ RegDst\}, \{ ALUSrcASel\}, \{ ALUSrcBSel\}, \{ ALUControl\}, \{ DMemRead\}, \{ DMemtoReg\}, \{ RegWrite\} \} = \{ \{ 6'b10\_z\_z\_zz\}, \{ A\_HOP\}, \{ 4'b00z0\} \}; \{ ALUSrcASel\}, \{ ALUSRcASel\},
                                                          0100: //BEQ,Reg[rs]==Reg[rt]则跳转,RsCMPRt=01(==),则PCSrc=01,否则PCSrc=00(不跳转)
59 🖒
                                                       { [PCSrc], [RegDst], [ALUSrcASel], [ALUSrcBSel], [ALUControl], [DMemRead], [DMemTvite], [DMemtvate], [RegTvite]] = { { [i'b], [RsCMPRt[0]]}, [4'bz_z_z], [A_UOP], { [4'bozo]};
60 ⊜
                                               6'b001000: //ADDI,注意RegDst=0,AluBSrcSel=01(IMMSignExtended),下面三个同理
                                                      {{PCSrc}, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}} = {{6'b00 0 0 01}, {A ADD}, {4'b0001}};
61 A
62 🖨
                                                             )
11: //LW,注意RegDst=0(写到Reg[rt]),AluBSrcSel=01(IMMSignExtended),DMemtoReg=1(来自DMem
                                                      {{PCSrc}, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}} = {{6'b00_0_0_01}, {A_ADD}, {4'b1011}};
                                               6'b101011: //SW, 注意RegDst=x(不写Reg), AluBSrcSel=01(IMMSignExtended)
64 🖨
65 <del>(</del>
                                                      {{PCSrc}, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}} = {{6'b00_z_0_01}, {^A_ADD}, {4'b01z0}};
                                               default: ;
66
                                        endcase
69 🚊 endmodule
```

开关去抖动:

```
23 🖨 module debounce(
         input clk,
24
25
         input in,
         output reg out=0
26
         ):
27
         reg [31:0] cnt=0;
28
         always@(posedge clk)
29 🖨
             begin
30 ⊜
                 if(in!=out)
31 🖨
                     begin
32 Ö
33
                         cnt=cnt+1;
34
                         if(cnt==100000)
35 🖨
36 □
                             out=~out;
37
38
                             cnt=0;
39 ⇔
40
41 🖨
                     end
                 else cnt=0;
42 🖒
43
44 🖒
45 ⊝ endmodule
```

数码管:

```
23 🖨 module seg(
             input clk,
24
25
             input rst n,
             input [31:0] data32,
26
             output reg [3:0] sel,
27
             output reg [6:0] segments
28
29
         integer clk_25=0;//数码管循环显示用
30
31
         integer clk_50000000=0;//2hz,移动显示用
         reg [1:0] cnt;
32
         reg [3:0] cnt2;
33
         reg [15:0] data16;//data32的16bit
34
         reg [3:0] data4;//data16的4bit
35
         reg [3:0] empty;//空白位
36
         always@(*) //组合逻辑, 控制数码管
37 🖨
38 □
             begin
39 🖨
                 if(!rst_n)
                     segments = 7'b000_0000;
40
                 else
41
                     case(data4)
42 Ö
                                              ~7' b011_1111;//0
                         0: segments =
43
44
                         1: segments =
                                              ~7' b000_0110; //1
                                              ~7' b101_1011;//2
                         2: segments =
45
                                              ~7' b100_1111; //3
                         3: segments =
46
                                              ~7' b110_0110;//4
47
                         4: segments =
                                              ~7' b110_1101; //5
48
                         5: segments =
                                              ~7' b111_1101;//6
49
                         6: segments =
                                              ~7' b000_0111;//7
                         7: segments =
50
                                              ~7' b111_1111; //8
                         8: segments =
51
```

```
~7' b110_1111;//9
52
                            9: segments =
                                                 ~7' b111_0111; //A
 53
                           10:segments =
                           11:segments =
                                                 ~7' b111_1100; //b
 54
                                                 ~7' b011_1001;//C
 55
                            12:segments =
                                                 ~7' b101_1110; //d
                            13:segments =
 56
                                                 ~7' b111_1001; //E
                            14:segments =
 57
                                                 ~7' b111_0001; //F
 58
                           15:segments =
                            default: segments = 7'b000_0000; // required
 59
 60 🖨
                       endcase
 61 🖨
               end
 62
63 <del>Q</del>
          always@(posedge clk) //时序逻辑,产生位选择信号段选择信号
 64 🖨
               begin
                       if(clk_25==400000)
 65 □
 66 🖨
                           begin
 67
                                clk_25=0;
                                cnt = cnt + 2'b01;
 68
69 🖨
                            end
 70
                       else
 71 🖨
                            clk_25=clk_25+1;
                       if(clk_50000000==50000000)//
 72 🔅
 73 🖨
                           begin
                                clk_50000000=0;
 74
 75
                                cnt2=cnt2+1;
                                if(cnt2==4'b1010) cnt2=4'b0000;
 76
77 🖨
                            end
                       else
 78
                            clk_50000000=clk_50000000+1;
 79 🖨
 80 🖒
                   end
81 🖨
          always@(*)//组合逻辑,选择当前显示段
 82 🖨
             begin
83 😑
                  case(cnt2)
                     4'b0000:begin data16={8'bzzzzzzzz, data32[31:24]}; empty=4'b1100; end
84
85
                     4'b0001:begin data16={4'bzzzz, data32[31:20]}; empty=4'b1000; end
86
87
                     4'b0010:begin data16=data32[31:16]; empty=4'b0000; end
88
 89
                     4'b0011:begin data16=data32[27:12]; empty=4'b0000; end
 90
 91
                     4'b0100:begin data16=data32[23:8]; empty=4'b0000; end
92
93
                     4'b0101:begin data16=data32[19:4]; empty=4'b0000; end
 94
95
                     4'b0110:begin data16=data32[15:0]; empty=4'b0000; end
96
97
                     4'b0111:begin data16={data32[11:0], 4'bzzzz}; empty=4'b0001; end
98
99
                     4'b1000:begin data16={data32[7:0], 8'bzzzzzzzz}; empty=4'b0011; end
100
101
                      4'b1001:begin data16={data32[3:0], 8'bzzzzzzzz, data32[31:28]}; empty=4'b0110; end
102
                     default:;
103
104 🖒
                  endcase
105 🗀
              end
106
          always@(*) //组合逻辑, 选择当前显示位
107 🖨
108 🖨
             begin
109 🖨
                  case(cnt)
```

```
2'b00:sel=4'b1110 | empty;
110
                   2'b01:sel=4'b1101 | empty;
111
                   2'b10:sel=4'b1011 | empty;
112
113
                   2'b11:sel=4'b0111 | empty;
                    default:sel=4'b1110;
114
                endcase
115 🖨
116 🖒
            end
117
        always@(*) //组合逻辑, 选择当前显示位的数据
118 🖨
            begin
119 🖨
               case(cnt)
120 🖨
                   2'b00:data4=data16[3:0];
121
                   2'b01:data4=data16[7:4];
122
                   2'b10:data4=data16[11:8];
123
                   2'b11:data4=data16[15:12];
124
                    default:data4=16'b0;
125
126 🗀
                endcase
127 🖨
          end
128 △ endmodule
```

TOP:

```
23 module top(
      input clock,
24
        input [7:0] sw,
25
      output [7:0] seg7,
26
      output [7:0] an,
27
      output Led,
28
29
      input btns, //rst
       input read
30
      );
31
       wire clk;
32
       assign clk=(read==0)?clock:1'b0;
33
    //_后缀表示该信号所在的流水段
34
      wire ALUSrcASel_ID;
35
       wire ALUSrcASel_EX;
36
       wire [1:0] ALUSrcBSel_ID;//alu B在regout2和imm之间选择
       wire [1:0] ALUSrcBSel_EX;
38
       wire [31:0] ALUSrcA_EX;
39
       wire [31:0] ALUSrcB_EX;
40
        wire [4:0] ALUControl_ID;
41
42
        wire [4:0] ALUControl_EX;
43
        wire [31:0] ALUResult_EX;
       wire [31:0] ALUResult_MEM;
44
       wire [31:0] ALUResult_WB;
45
46
       wire [1:0] RsCMPZero:
47
       wire [1:0] RsCMPRt;
48
49
       wire [31:0] IMMSignExtended_ID;
50
        wire [31:0] IMMSignExtended_EX;
51
```

```
52
          wire [31:0] IMMZeroExtended ID;
 53
          wire [31:0] IMMZeroExtended_EX;
54
          wire [31:0] ShamtZeroExtended_ID;
          wire [31:0] ShamtZeroExtended_EX;
55
56
          wire [1:0] RegRdout1Sel Forward EX: //旁路单元产生的选择信号
57
          wire [1:0] RegRdout2Sel_Forward_EX;
 58
          wire [31:0] RegRdout1_Forward_EX; //旁路数据
59
          wire [31:0] RegRdout2_Forward_EX;
60
61
          wire [4:0] RegRdaddr1_ID;
62
 63
          wire [31:0] RegRdout1_ID;
          wire [31:0] RegRdout1_EX;
 64
          wire [4:0] RegRdaddr2_ID;
65
          wire [31:0] RegRdout2_ID;
66
67
          wire [31:0] RegRdout2_EX;
          wire [4:0] RegWtaddr_ID;
 68
          wire [4:0] RegWtaddr_EX;
 69
          wire [4:0] RegWtaddr_MEM;
 70
          wire [4:0] RegWtaddr_WB;
71
          wire [31:0] RegWtin_WB;
 72
 73
          wire RegWrite_ID;
          wire RegWrite_EX;
74
          wire RegWrite_MEM;
 75
          wire RegWrite_WB;
 76
 77
          wire RegDst_ID;
 78
          wire RegDst_EX;
 79
          wire [31:0] IMemaddr;
 80
          wire [31:0] IMemout;
 81
 82
          wire [31:0] DMemaddr_MEM;
 83
          wire [31:0] DMemin_MEM;
 84
          wire DMemRead_MEM;
 85
          wire [31:0] DMemout_MEM;
 86
          wire [31:0] DMemout_WB;
 87
 88
          wire DMemWrite_MEM;
          wire DMemtoReg_EX;
 89
          wire DMemtoReg_MEM;
 90
          wire DMemtoReg WB;
 91
          wire DMemRead_ID;
 92
          wire DMemWrite_ID;
 93
          wire DMemtoReg_ID;
 94
          wire DMemRead_EX;
 95
          wire DMemWrite_EX;
 96
 97
          wire [31:0] PC;
 98
99
          wire [31:0] PCPlus_IF;
          wire [31:0] PCPlus_ID;
100
          wire [31:0] PCPlus EX;
101
102
          wire [31:0] EPC;
          wire [31:0] nextPC;
103
          wire PCEn;
104
          wire [1:0] PCSrc ID: //Control输出的, 0:+4, 1:Branch, 2:J
105
          wire IF_ID_En;
106
          wire IF_ID_Flush;
107
          wire ID_EX_Flush;
108
```

```
wire [31:0] PCJump_ID;
110
         wire [31:0] PCJR_ID;
111
         wire [31:0] PCBranch_ID;
112
113
       wire [31:0] Instr;
114
115
        wire [5:0] Funct;
        wire [4:0] Shamt;
116
        wire [15:0] IMM16:
117
        wire [4:0] Rd;
118
        wire [4:0] Rt;
119
        wire [4:0] Rs;
120
121
        wire [5:0] Op;
        wire [4:0] Rt_EX;//为了旁路判断
122
        wire [4:0] Rs_EX; //为了旁路判断
123
124
        wire [25:0] JumpIMM;
125
         wire [31:0] IMMSignExtendedShiftLeft2;
126
127
         wire btns_d;
128 🖨
         //debounce debounce(clk, btns, btns_d);//中键去抖动
129
130
         //reg rst;
        //assign Led = rst;
131
        //always @(posedge btns_d) rst=~rst;
132 🖨
        wire rst;
133
         wire [1:0] count;
134
        assign rst=btns;
135
136
       mux4 MUXPC(
137
           .sel(PCSrc_ID),
138
           .d0(PCPlus_IF),//+4直接用IF的
139
140
           . d1 (PCBranch_ID),
141
           .d2(PCJump_ID),
           .d3(PCJR_ID),
142
            .out(nextPC)
143
       ):
144
145
        dff DFFPC(
146
          .clk(~clk),
147
148
            .en(PCEn),
149
            .rst(rst),
150
            .datain(nextPC),
151
            . dataout (PC)
152
        );
153
        alu ALUPCPlus (PC, 4, 5' d01, PCPlus_IF);
154
155
        assign IMemaddr = PC >> 2;//>>2是因为这里IMem是每个地址存储4字节,和实际上的(一地址一字节)不一样
        IMem IMem(.a(IMemaddr),.spo(IMemout));//上升沿读指令
157
158
        159
160
        IFID IFID(
161
          .clk(~clk),
162
            .en(IF_ID_En),
163
            .flush((IF_ID_Flush ) || rst),
164
            .PCPlus_in(PCPlus_IF),
165
            .IMemout_in(IMemout),
166
167
         .PCPlus_out(PCPlus_ID),
```

```
.IMemout_out(Instr)
168
           );
169
170
           //======TD======
171
172
           assign JumpIMM = Instr[25:0];
173
174
           assign Funct = Instr[5:0];
           assign Shamt = Instr[10:6];
175
           assign IMM16 = Instr[15:0];
176
           assign Rd = Instr[15:11];
           assign Rt = Instr[20:16];
178
           assign Rs = Instr[25:21];
179
180
           assign Op = Instr[31:26];
181
           //www.control
182
183
184
           control control(
               //in
185
               .clk(clk),
186
               .rst(rst),
187
               .Op(Op),
188
               .Rt(Rt),
189
               . Funct (Funct),
190
               .RsCMPRt(RsCMPRt),
               .RsCMPZero(RsCMPZero),
192
193
               //out
               .PCSrc(PCSrc_ID),
194
195
               //ID
               .RegDst(RegDst_ID),
196
              //EX
197
              .ALUSrcASel(ALUSrcASel_ID),
198
              .ALUSrcBSel(ALUSrcBSel_ID),
199
             . ALUControl (ALUControl_ID),
200
              //MEM
201
             .DMemRead(DMemRead_ID),
202
             .DMemWrite(DMemWrite_ID),
203
204
             //WB
205
             .DMemtoReg(DMemtoReg_ID),
             .RegWrite(RegWrite_ID)
206
207
         ):
         //www.comtrol.www.com
208
209
210
         assign RegRdaddr2_ID = Rt;
          mux #(5) MUXRegWtaddr(RegDst_ID, Rt, Rd, RegWtaddr_ID);
211
         assign ShamtZeroExtended_ID = {{27{1'b0}}}, Shamt};
213
          assign IMMSignExtended_ID = {{16{IMM16[15]}}}, IMM16};
214
          assign IMMZeroExtended_ID = {{16{1'b0}}}, IMM16};
          assign IMMSignExtendedShiftLeft2 = IMMSignExtended_ID << 2;</pre>
216
         alu BranchALU(PCPlus_ID, IMMSignExtendedShiftLeft2, 5'd01, PCBranch_ID);
217
         assign PCJump_ID = {{PCPlus_ID[31:28]}, {{2'b00, JumpIMM}<<2}};
218
         assign PCJR_ID = RegRdout1_ID;
219
         assign IF_ID_Flush = (PCSrc_ID == 2'b00)?1'b0:(PCSrc_ID == 2'b10)?1'b1:(count==3)?1'b1:1'b0;//有跳转则清空IF_ID寄存器
220
221
         assign RegRdaddr1_ID = (read==1'b0)?(Rs):sw;
         regfile regfile(clk, ~rst, RegRdaddr1_ID, RegRdout1_ID, RegRdaddr2_ID, RegRdout2_ID, RegRdout2_ID, RegWtiaddr_WB, RegWtin_WB, RegWrite_WB);
2.2.2
          compare compare1 (RegRdout1_ID, RegRdout2_ID, RsCMPRt); //for beq, bne
224
225
         hazard hazard(clk, rst, Op, Rs, Rt, RegWtaddr_EX, RegWtaddr_MEM, DMemRead_EX, DMemRead_MEM, PCEn, IF_ID_En, ID_EX_Flush, count);
```


```
227
           228
           IDEX IDEX(
229
230
               .clk(~clk),
               .en(1'b1),
231
               .flush(ID_EX_Flush || rst),
               .PCPlus_in(PCPlus_ID),
               .RegRdout1_in(RegRdout1_ID),
234
               .RegRdout2_in(RegRdout2_ID),
235
               .IMMSignExtended_in(IMMSignExtended_ID),
236
               .IMMZeroExtended_in(IMMZeroExtended_ID),
237
238
               . ShamtZeroExtended_in(ShamtZeroExtended_ID),
               .Rs_in(Rs),
239
               .Rt_in(Rt),
240
               .RegWtaddr_in(RegWtaddr_ID),
241
               .PCPlus_out(PCPlus_EX),
242
               .RegRdout1_out(RegRdout1_EX),
243
               .RegRdout2_out(RegRdout2_EX),
244
               .IMMSignExtended_out(IMMSignExtended_EX),
245
               .IMMZeroExtended_out(IMMZeroExtended_EX),
               . ShamtZeroExtended_out(ShamtZeroExtended_EX),
247
               .Rs_out(Rs_EX),
               .Rt_out(Rt_EX),
249
250
               .RegWtaddr_out(RegWtaddr_EX),
               .RegDst_in(RegDst_ID),
251
252
               .ALUSrcASel_in(ALUSrcASel_ID),
253
               .ALUSrcBSel_in(ALUSrcBSel_ID),
               .ALUControl_in(ALUControl_ID),
254
255
               .DMemRead_in(DMemRead_ID),
             .DMemWrite_in(DMemWrite_ID),
256
257
             .DMemtoReg_in(DMemtoReg_ID),
             .RegWrite_in(RegWrite_ID),
258
             .RegDst out(RegDst EX),
             .ALUSrcASel_out(ALUSrcASel_EX),
260
261
             .ALUSrcBSel_out(ALUSrcBSel_EX),
262
             .ALUControl_out(ALUControl_EX),
             . DMemRead out (DMemRead EX),
263
             .DMemWrite out(DMemWrite EX),
264
265
            .DMemtoReg_out(DMemtoReg_EX),
             .RegWrite_out(RegWrite_EX)
266
267
268
         //====EX=====
269
270
         forward forward(Rs_EX, Rt_EX, RegWrite_MEM, RegWrite_WB, RegWtaddr_MEM, RegWtaddr_WB, RegRdout1Sel_Forward_EX, RegRdout2Sel_Forward_EX);
271
272
         mux4 MUXRegRdout1FW(RegRdout1Sel_Forward_EX, RegRdout1_EX, RegWtin_WB, ALUResult_MEM, 0, RegRdout1_Forward_EX); //forward
         mux4 MUXRegRdout2FW(RegRdout2Sel_Forward_EX, RegRdout2_EX, RegWtin_WB, ALUResult_MEM, 0, RegRdout2_Forward_EX); //forward
273
274
         mux MUXALUSrcA (ALUSrcASel EX. RegRdout1 Forward EX. ShamtZeroExtended EX. ALUSrcA EX):
         mux4 MUXALUSrcB(ALUSrcBSel_EX, RegRdout2_Forward_EX, IMMSignExtended_EX, IMMZeroExtended_EX, 0, ALUSrcB_EX);
275
         alu alu(ALUSrcA_EX, ALUSrcB_EX, ALUControl_EX, ALUResult_EX);
276
277
         //----EXMEM=======
278
279
         EXMEM EXMEM(
280
281
            .clk(~clk),
             .en(1'b1),
282
             .flush(rst),
283
            .ALUResult_in(ALUResult_EX),
284
```

```
.DMemin_in(RegRdout2_Forward_EX),
285
             .RegWtaddr_in(RegWtaddr_EX),
286
             .ALUResult_out(ALUResult_MEM),
287
             .DMemin_out(DMemin_MEM),
288
             .RegWtaddr_out(RegWtaddr_MEM),
289
             .DMemRead_in(DMemRead_EX),
290
             .DMemWrite_in(DMemWrite_EX),
291
292
             .DMemtoReg_in(DMemtoReg_EX),
             .RegWrite_in(RegWrite_EX),
293
             .DMemRead_out(DMemRead_MEM),
294
             .DMemWrite_out(DMemWrite_MEM),
295
             .DMemtoReg_out(DMemtoReg_MEM),
296
             .RegWrite_out(RegWrite_MEM)
297
         ):
298
299
         300
301
         assign DMemaddr MEM = (read==1'b0)?(ALUResult MEM>>2):sw;
302
         DMem DMem(.clk(clk),.we(DMemWrite_MEM),.a(DMemaddr_MEM),.d(DMemin_MEM),.spo(DMemout_MEM));
303
304
         305
306
307
         MEMWB MEMWB(
             .clk(~clk),
308
             .en(1'b1),
309
             .flush(rst),
310
             .ALUResult_in(ALUResult_MEM),
311
             .DMemout_in(DMemout_MEM),
312
             .RegWtaddr_in(RegWtaddr_MEM),
313
            .ALUResult_out(ALUResult_WB),
314
             .DMemout_out(DMemout_WB),
315
316
             .RegWtaddr_out(RegWtaddr_WB),
             .DMemtoReg_in(DMemtoReg_MEM),
317
            .RegWrite_in(RegWrite_MEM),
318
             .DMemtoReg_out(DMemtoReg_WB),
319
            .RegWrite_out(RegWrite_WB)
320
         );
321
322
         323
         mux MUXDMemtoReg(DMemtoReg_WB, ALUResult_WB, DMemout_WB, RegWtin_WB);
324 🖨 endmodule
```

五、实验结果:

Test2 的测试结果:

(以十进制显示)



可以看到最终 9 号寄存器结果为 2.

六、心得体会:

通过本次实验理解了流水线 CPU 的组成结构和工作原理;掌握了数字系统的设计和调试方法;熟练掌握了数据通路和控制器的设计和描述方法。