计算机组成原理 实验报告

姓名: 魏钊 学号: PB18111699 实验日期: 2020-7-5

一、实验题目:

实验六 综合设计

二、实验目的:

- 1. 理解计算机系统的组成结构和工作原理:
- 2. 理解计算机总线和接口的结构和功能:
- 3. 掌握软硬件综合系统的设计和调试方法。

三、实验平台:

ISE / Vivado (暂不支持其他 Verilog HDL 开发环境的检查)

四、实验过程:

利用单周期 CPU 实现斐波那契数列

```
5 - module ALU
       \#(parameter N = 32)
         (
        input [N-1:0] a, b,
        input [2:0] ALUOP,
9 ¦
10 '
      output reg [N-1:0] y,
11
       output reg cf, of, zero, sf
12 !
        ):
13
14
15 🖨 always@(*)
       begin
16 ⊝
17 🖯
            case(ALUOP)
                 3'b000: {cf, y} = a+b;
18
                 3'b001: \{cf, y\} = a-b;
19 '
                 3'b010: \{cf, y\} = a\&b;
20 :
                 3'b011: \{cf, y\} = a|b|
21 '
                 3'b100: {cf, y} = a^b;
22
                 default: y = 4'bz;
23 !
            endcase
24 🖨
             zero = (y == 0) ? 1 : 0;
25 :
26 🖨
27 🖨 endmodule
```

```
4 ⊝ module RegFile(
                            //时钟 (上升沿有效)
 5 | input clk,
 6 input [4:0] ra0,
                            //读端口0地址
 7 | input [4:0] ral,
                            //读端口1地址
 8 | input [4:0] ra2,
 9 output [31:0] rd0, //读端口0数据
10 | output [31:0] rdl, //读端口1数据
11 output [31:0] rd2, //FIB
12 | input [4:0] wa,
                            //写端口地址
                       //写使能,高电平有效
13 input we,
14 input [31:0] wd //写端口数据
15 : );
16 reg [31:0] REG [0:31]; //定义寄存器堆的寄存器
17 integer i;//初始化寄存器堆数据为0
18 🖨 initial
for (i = 0; i < 32; i = i + 1)
20 合 REG[i] <= 0;//同步写操作, 窓时钟控制
21 🖨 always@(negedge clk)
22 🖒 begin
     if(wa > 0)
23 🖨
     begin
24 🖯
25 🖨 if(we)
26 🖨
            REG[wa] \le wd;
27 🖒 end
      end
28 🗀
29 //异步读操作,不需时钟控制,组合逻辑
30 | assign rd0 = REG[ra0];
31 assign rd1 = REG[ra1];
32 | assign rd2 = REG[ra2];
33 endmodule
 4 ⊝ module PC(
 5 ¦
      input clk, rst,
        6
  7
 8 ;
         input [31:0] nextPC, //新指令地址
 9 ¦
         output reg [31:0] curPC //当前指令的地址
 10
 11 🖒
       initial begin
           curPC <= 32'b0;
 12 |
 13 end
 14 🖨 always@(posedge clk)
 15 ⊝ begin
        if(rst)
 16 🖨
          begin
 17 ⊝
 18
             curPC <= 32'b0;
 19 🗇
             end
          else
 20
 21 🖯
             begin
 22 🖨
                if(PCWre) // PCWre == 1
                    begin
 23 🖨
 24
                      curPC <= nextPC;
 25 🖒
                    end
                 else // PCWre == 0, halt
 26
 27 🖨
                   begin
 28 :
                    curPC <= curPC;
 29 🖨
                    end
 30 🖨
              end
 31 🖨
        end
 32 🖒 endmodule
```


```
4 ⊝ module pcADD(
          input clk, rst,
                                  //时钟
5
          input Branch, zero, Jump,
                                     //数据选择器输入
6
         input [31:0] Ex_Imm, //偏移量
7
         input [25:0] addr,
         input [31:0] curPC,
         output reg[31:0] nextPC //新指令地址
10
11
12
      initial begin
13 🖨
       nextPC <= 32'b0;
14
       end
15 🖨
16
      reg [31:0] pc;
17 Ö
       always@(negedge clk)
18 🖨
      begin
19 ⊖
         if(rst) begin
20
           nextPC <= 32'b0;
21 🖨
         end
22 🖨
          else begin
            pc <= curPC + 32' b0100;
23
            case({Branch&zero, Jump})
24 🖯
               2'b00: nextPC <= curPC + 32'b0100;
25
                 2'b10: nextPC <= curPC + 32'b0100 + (Ex_Imm<<2);
26
27
                2'b01: nextPC <= {pc[31:28], addr, 2'b00};
28 ¦
                 default: ;
29 🖨
             endcase
30 🖨
          end
31 🖨
      end
32 🛆 endmodule
4 ⊝ module ControlUnit(
                          //ALU运算结果是否为0,为0时候为1
5
          input zero.
          input zero, //ALU应异结未足
input [5:0] op, //指令的操作码
6
          //output reg PCWre, //PC是否更改的信号量,为0时候不更改,否则可以更改
7 🖨
                               //立即数扩展的信号量,为0时候为0扩展,否则为符号扩展
8
          //output reg ExtSel,
          //output reg InsMemRW,
9 🖨
                               //指令寄存器的状态操作符,为0的时候写指令寄存器,否则为读指令寄存器
10
          output RegDst, //写寄存器组寄存器的地址,为0的时候地址来自rt,为1的时候地址来自rd
          output RegWrite,
                            //寄存器组写使能,为1的时候可写
11
          output ALUSrc, //控制ALU数据B的选择端的输入,为0的时候,来自寄存器堆data2输出,为1时候来自扩展过的立即数
12
          output Jump, Branch, //获取下一个pc的地址的数据选择器的选择端输入
13
         output [2:0]ALUOp, //ALU 8种运算功能选择(000-111)
14
         //output reg mRD,     //数据存储器读控制信号,为0读
15
         output MemWrite,
                               //数据存储器写控制信号,为1写
16
         output MemtoReg //数据保存的选择端,为0来自ALU运算结果的输出,为1来自数据寄存器 (Data MEM) 的输出
17
18
19
       reg [9:0] code;
20
21
22 🖨
       always@(*)
23 🖨
       begin
24 🖨
         //PCWre = (op == 6'b111111) ? 0 : 1; //halt
          //InsMemRW = (op == 6'b111111) ? 0 : 1;
25 🖒
26 🖯
          case(op)
27
             //add
              6'b000000: code = 10'b1_1_0_0_0000_0;
28
29
             //addi
            6'b001000: code = 10'b0_1_1_0_0_000_0_0;
30
31
             //1w
32 ¦
            6'b100011: code = 10'b0_1_1_0_0_000_0_1;
```

```
33
               //sw
               6'b101011: code = 10'b0_0_1_0_0_000_1_0;
34
               //beq
35
               6'b000100: code = 10'b0_0_0_0_1_001_0_0;
36
37
38
               6'b000010: code = 10'b0_0_0_1_0_000_0;
39 🖨
               default:
40 ⊝
               begin
41
                 code = 10' b0000000000;
42 🖨
43 🖨
           endcase
44 🗀
        end
        assign {RegDst, RegWrite, ALUSrc, Jump, Branch, ALUOp, MemWrite, MemtoReg} = code;
45
46 ← endmodule
 3 ⊝ module InsCut(
            input [31:0] instruction,
 5
             output reg[5:0] op,
             output reg[4:0] rs,
 6
             output reg[4:0] rt,
 8
             output reg[4:0] rd,
             //output reg[4:0] sa,
 9
             output reg[15:0] immediate,
10
            output reg[25:0] addr
11
         );
12
         initial begin
13 🖨
14
             op = 5'b000000;
             rs = 5'b000000;
15
             rt = 5'b000000;
16
17
             rd = 5'b000000;
        end
18 🖨
         always@(*)
19 🖨
20 🖨
         begin
            op = instruction[31:26];
21
22
             rs = instruction[25:21];
             rt = instruction[20:16];
23
             rd = instruction[15:11];
25
             //sa = instruction[10:6];
             immediate = instruction[15:0];
26
             addr = instruction[25:0]:
27
28 🖨
         end
29 🖨 endmodule
 4 - module EDG(
 5
            input clk,
            input button,
 6
            output button_edg
            );
 8
 9
            reg button_r1, button_r2;
10 □
            always@(posedge clk)
                 button_r1<=button;
11 🖨
            always@(posedge clk)
12 ⊖
13 🖨
                  button_r2<=button_r1;
            assign button_edg=button_r1&(~button_r2);
15 A endmodule
```

```
4 - module SingleCPU(
  5
                input clk, rst,
                input [31:0] F, F_Addr, //斐波那契数据和写入地址
  6
                input Run, Step, F_Write //控制CPU运行和FO, F1写入Mem的信号
  7
                ):
  8
  9
           //PC相关变量
           wire [31:0] curPC, nextPC;
 10
 11
           //指令相关变量
 12
           wire [31:0] instruction;
 13
 14
           wire [5:0] op;
           wire [4:0] rs, rt, rd;
 15
           wire [15:0] immediate;
 16
           wire [25:0] addr:
 17
 18
           //各个存储器,多选器,ALU接口
 19
                                                     //寄存器堆写回地址
           wire [4:0] WriteReg;
 2.0
           wire [31:0] ALUSrcB:
                                                     //ALU第二输入
 21
 22
           wire [31:0] RF_ReadData1, RF_ReadData2, ALUout; //寄存器堆输出以及ALU输出
                                                                        //数据存储器输入输出
 23
           wire [31:0] RF_WriteData, WriteData, ReadData;
           wire [31:0] Ex Imm:
                                                      //位扩展后的Imm
 24
           //控制器相关变量
 25
 26
           wire zero, PCWre, RegDst, RegWrite, ALUSrc, Jump, Branch, MemWrite, MemtoReg;
           wire [2:0] ALUOp;
 27
 28
           //斐波那契数列相关变量
 29
 30
           wire Step_Edg;
 31
           wire [31:0] MemData, MemAddr, F_RegData; //DataMem的写入数据和地址
 32
        wire [4:0] F_RegAddr;
33
34
        EDG edg(clk, Step, Step_Edg);
35
        assign F_RegAddr = 5'b01010;
36
        assign MemData = F_Write ? F : RF_ReadData2;
37
        assign MemAddr = F_Write ? F_Addr : ALUout;
38
39
        assign PCWre = Run ? 1 : (Step_Edg);
40
        assign Ex_Imm = immediate[15] ? {16'hffff,immediate} : {16'h0000,immediate};
41
        assign WriteReg = RegDst ? rd : rt;
42
        assign ALUSrcB = ALUSrc ? Ex_Imm : RF_ReadData2;
43
        assign RF_WriteData = MemtoReg ? ReadData : ALUout;
44
        assign WriteData = RF_ReadData2;
45
46
        InsCut IC(.instruction(instruction), .op(op), .rs(rs), .rt(rt), .rd(rd),
47
        .addr(addr), .immediate(immediate));
48
49
50
        ControlUnit CU(.op(op), /*.PCWre(PCWre),*/.RegDst(RegDst), .RegWrite(RegWrite), .ALUSrc(ALUSrc),
51
        . Jump (Jump), .Branch(Branch), .ALUOp(ALUOp), .MemWrite(MemWrite), .MemtoReg(MemtoReg));
52
53
        \verb|pcADD| pcadd(.clk(clk), .rst(rst), .Branch(Branch), .zero(zero), .Jump(Jump), \\
        .Ex_Imm(Ex_Imm), .addr(addr), .curPC(curPC), .nextPC(nextPC));
54
55
        PC PC(.clk(clk),.rst(rst), .PCWre(PCWre), .nextPC(nextPC), .curPC(curPC));
56
57
58
        RegFile RF(.clk(clk), .ra0(rs), .ra1(rt), .ra2(F_RegAddr), .rd0(RF_ReadData1), .rd1(RF_ReadData2), .rd2(F_RegData),
        .wa(WriteReg), .we(RegWrite), .wd(RF_WriteData));
59
60
        ALU alu(.a(RF_ReadData1), .b(ALUSrcB), .ALUOP(ALUOp), .y(ALUout), .zero(zero));
61
```

```
62 ;
63
      InsMem IM(.a(curPC[9:2]), .spo(instruction));
64
      DataMem DM(.we(MemVrite || F_Write), .a(MemAddr[9:2]/*ALUout[9:2]*/), .clk(clk), .d(MemData/*RF_ReadData2*/), .spo(ReadData));
65
66
67
68 ⊝ endmodule
        module testbench(
23 🖨
24
          );
25
           reg clk, rst;
26
           reg Run, Step, F_Write;
          reg [31:0] F_Addr, F;
27
          SingleCPU CPU(.clk(clk), .rst(rst), .F(F), .F_Addr(F_Addr), .Run(Run), .Step(Step), .F_Write(F_Write));
28
29
32 😓
        initial
         begin
33 🖨
          rst = 1;
#40 rst =
34 O
35 | 0
             #40 \text{ rst} = 0;
36 ⊝
37
38 ⊜
      initial
39 🖨 begin
40 Run = 0;
41 O #40
42 O Run = 1;
43 🖨
        end
        /*
44 🖨
45
        initial
        begin
46
         Step = 0;
47
48
           #40
          Step = 1;
49
          #20
50
        Step = 0;
51
54 🖨
        initial
55 🖨
        begin
58 🖨
      end
59 ¦
60 ⊜
        initial
61 😓
        begin
end
64 🖒
65
66 🖨
        initial
67 🖨
        begin
#20
F_Addr = 32' h0004;
69 O
70 O 71 O 72 O
           #20
    0
          F_Addr = 32'hzzzz;
73 🖒
        end
74
75 🖨
        initial
76 🖨
        begin
77 | O | F = 32' h0001;
78 O
          #20
79 0
         F = 32' h0001;
80 O #20
81 O F = 32' hzzzz;
82 🖒
        end
```

五、实验结果:



六、心得体会:

通过本次实验理解了计算机系统的组成结构和工作原理、计算机总 线和接口的结构和功能,掌握了软硬件综合系统的设计和调试方法。