

# 计算机组成原理 实验报告

姓名：魏钊 学号：PB18111699 实验日期：2020-6-7

## 一、实验题目：

实验五 流水线 CPU


## 二、实验目的：

1. 理解流水线 CPU 的组成结构和工作原理；
2. 掌握数字系统的设计和调试方法；
3. 熟练掌握数据通路和控制器的设计和描述方法。

## 三、实验平台：

ISE / Vivado（暂不支持其他 Verilog HDL 开发环境的检查）

## 四、实验过程：



指令存储器：256 x 32 位 ROM，IP 例化，分布式存储器

数据存储器：256 x 32 位 RAM，IP 例化，分布式存储器

相关信号说明：

IFID.v			
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	en	使能信号，高电平有效
input	[0:0]	flush	清空信号，高电平有效
input	[31:0]	PCPlus_in	IF 段的 PC+4
input	[31:0]	IMemout_in	IF 段的 Imem 输出
output	[31:0]	PCPlus_out	ID 段的 PC+4
output	[31:0]	IMemout_out	ID 段的 Imem 输出

IDEX.v			
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	en	使能信号高电平有效
input	[0:0]	flush	清空信号高电平有效
input	[31:0]	PCPlus_in	ID 段的 PCPlus
input	[31:0]	RegRdout1_in	ID 段的 RegRdout1
input	[31:0]	RegRdout2_in	ID 段的 RegRdout2
input	[31:0]	IMMSignExtended_in	ID 段的 IMMSignExtended
input	[31:0]	IMMZeroExtended_in	ID 段的 IMMZeroExtended
input	[31:0]	ShamtZeroExtended_in	ID 段的 ShamtZeroExtended
input	[4:0]	Rs_in	ID 段的 Rs
input	[4:0]	Rt_in	ID 段的 Rt
input	[4:0]	RegWtaddr_in	ID 段的 RegWtaddr
output	[31:0]	PCPlus_out	EX 段的 PCPlus
output	[31:0]	RegRdout1_out	EX 段的 RegRdout1
output	[31:0]	RegRdout2_out	EX 段的 RegRdout2
output	[31:0]	IMMSignExtended_out	EX 段的 IMMSignExtended
output	[31:0]	IMMZeroExtended_out	EX 段的 IMMZeroExtended
output	[31:0]	ShamtZeroExtended_out	EX 段的 ShamtZeroExtended
output	[4:0]	Rs_out	EX 段的 Rs
output	[4:0]	Rt_out	EX 段的 Rt
output	[4:0]	RegWtaddr_out	EX 段的 RegWtaddr
input	[0:0]	RegDst_in	ID 段的 RegDst
input	[0:0]	ALUSrcASel_in	ID 段的 ALUSrcASel
input	[1:0]	ALUSrcBSel_in	ID 段的 ALUSrcBSel
input	[4:0]	ALUControl_in	ID 段的 ALUControl
input	[0:0]	DMemRead_in	ID 段的 DMemRead
input	[0:0]	DMemWrite_in	ID 段的 DMemWrite
input	[0:0]	DMemtoReg_in	ID 段的 DMemtoReg
input	[0:0]	RegWrite_in	ID 段的 RegWrite
output	[0:0]	RegDst_out	EX 段的 RegDst
output	[0:0]	ALUSrcASel_out	EX 段的 ALUSrcASel
output	[1:0]	ALUSrcBSel_out	EX 段的 ALUSrcBSel
output	[4:0]	ALUControl_out	EX 段的 ALUControl
output	[0:0]	DMemRead_out	EX 段的 DMemRead
output	[0:0]	DMemWrite_out	EX 段的 DMemWrite
output	[0:0]	DMemtoReg_out	EX 段的 DMemtoReg
output	[0:0]	RegWrite_out	EX 段的 RegWrite

EXMEM.v			
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	en	使能信号高电平有效
input	[0:0]	flush	清空信号高电平有效
input	[31:0]	ALUResult_in	EX 段的 ALUResult
input	[31:0]	DMemIn_in	EX 的 Dmemin
input	[4:0]	RegWtaddr_in	EX 的 RegWtaddr
output	[31:0]	ALUResult_out	MEM 段的 ALUResult
output	[31:0]	DMemIn_out	MEM 的 Dmemin
output	[4:0]	RegWtaddr_out	MEM 的 RegWtaddr
input	[0:0]	DMemRead_in	EX 段的 DMemRead
input	[0:0]	DMemWrite_in	EX 段的 DMemWrite
input	[0:0]	DMemtoReg_in	EX 段的 DMemtoReg
input	[0:0]	RegWrite_in	EX 段的 RegWrite
output	[0:0]	DMemRead_out	MEM 段的 DMemRead
output	[0:0]	DMemWrite_out	MEM 段的 DMemWrite
output	[0:0]	DMemtoReg_out	MEM 段的 DMemtoReg
output	[0:0]	RegWrite_out	MEM 段的 RegWrite

MEMWB.v			
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	en	使能信号高电平有效
input	[0:0]	flush	清空信号高电平有效
input	[31:0]	ALUResult_in	MEM 段的 ALUResult
input	[31:0]	DMemout_in	MEM 段的 Dmemout
input	[4:0]	RegWtaddr_in	MEM 段的 RegWtaddr
output	[31:0]	ALUResult_out	WB 段的 ALUResult
output	[31:0]	DMemout_out	WB 段的 DMemout
output	[4:0]	RegWtaddr_out	WB 段的 RegWtaddr
input	[0:0]	DMemtoReg_in	MEM 段的 DMemtoReg
input	[0:0]	RegWrite_in	MEM 段的 RegWrite
output	[0:0]	DMemtoReg_out	WB 段的 DMemtoReg
output	[0:0]	RegWrite_out	WB 段的 RegWrite

forward.v			
输入/输出	宽度	信号名	说明
input	[4:0]	Rs_EX	EX 段的 Rs
input	[4:0]	Rt_EX	EX 段的 Rt
input	[0:0]	RegWrite_MEM	MEM 段的 RegWrite
input	[0:0]	RegWrite_WB	WB 段的 RegWrite
input	[4:0]	RegWtaddr_MEM	MEM 段的 RegWtaddr
input	[4:0]	RegWtaddr_WB	WB 段的 RegWtaddr
output	[1:0]	RegRdout1Sel_Forward_EX	EX 段的 RegRdout1Sel_Forward
output	[1:0]	RegRdout2Sel_Forward_EX	EX 段的 RegRdout2Sel_Forward

hazard.v			
输入/输出	宽度	信号名	说明
input	[4:0]	Rs_ID	ID 段的 Rs
input	[4:0]	Rt_ID	ID 段的 Rt
input	[4:0]	RegWtaddr_EX	EX 段的 RegWtaddr
input	[0:0]	DMemRead_EX	EX 段的 DMemRead
output	[0:0]	PCEn	允许 PC 更新，高电平有效
output	[0:0]	IF_ID_En	允许 IFID 更新，高电平有效
output	[0:0]	ID_EX_Flush	IDEX 清空，高电平有效

control.v			
输入/输出	宽度	信号名	说明
input	[0:0]	clk	时钟沿
input	[0:0]	rst	复位信号高电平有效
input	[5:0]	Op	
input	[4:0]	Rt	
input	[5:0]	Funct	
input	[1:0]	RsCMPRt	Rs 和 Rt 寄存器比较结果
input	[1:0]	RsCMPZero	Rs 寄存器和 0 比较结果
output	[1:0]	PCSrc	0:+4, 1:Branch, 2:J, 3:JR
output	[0:0]	RegDst	0:RegWtaddr=rt, 1:RegWtaddr=rd
output	[0:0]	ALUSrcASel	0:RegRdout1, 1:ShamtZeroExtended
output	[1:0]	ALUSrcBSel	0:RegRdout2, 1:IMMSignExtended, 2:IMMZeroExtended
output	[4:0]	ALUControl	
output	[0:0]	DMemRead	1:En
output	[0:0]	DMemWrite	1:En
output	[0:0]	DMemtoReg	0:Aluout, 1:DMemout
output	[0:0]	RegWrite	1:En

## ALU:

```

22  `define A_NOP 5'd00 //nop
23  `define A_ADD 5'd01 //signed_add
24  `define A_SUB 5'd02 //signed_sub
25  `define A_AND 5'd03 //and
26  `define A_OR 5'd04 //or
27  `define A_XOR 5'd05 //xor
28  `define A_NOR 5'd06 //nor
29  `define A_ADDU 5'd07 //unsigned_add
30  `define A_SUBU 5'd08 //unsigned_sub
31  `define A_SLT 5'd09 //slt
32  `define A_SLTU 5'd10 //unsigned_slt
33  `define A_SLL 5'd11 //sll
34  `define A_SRL 5'd12 //srl
35  `define A_SRA 5'd13 //sra
36  `define A_MOV 5'd14 //movz, movn
37  `define A_LUI 5'd15 //lui
38  module alu(
39      input [31:0] alu_a, //无符号型的, 如果有负数, 是以补码存储
40      input [31:0] alu_b,
41      input [4:0] alu_op,
42      output reg [31:0] alu_out
43
44  );
45      always@(*)
46          case (alu_op)
47              `A_NOP: alu_out = 0;
48              `A_ADD: alu_out = alu_a + alu_b;
49              `A_SUB: alu_out = alu_a - alu_b;
50              `A_AND: alu_out = alu_a & alu_b;

```

```

51      `A_OR : alu_out = alu_a | alu_b;
52      `A_XOR: alu_out = alu_a ^ alu_b;
53      `A_NOR: alu_out = ~(alu_a | alu_b);
54      `A_ADDU: alu_out = alu_a + alu_b;
55      `A_SUBU: alu_out = alu_a - alu_b;
56      `A_SLT: //a<b(signed) return 1 else return 0;
57          begin
58              if(alu_a[31] == alu_b[31]) alu_out = (alu_a < alu_b) ? 32'b1 : 32'b0;
59              //对于不加signed的变量类型，运算和比较视为无符号，但依然可以存储有符号数，这里相当于自行根据首位判断
60              //首位相等，即同号情况，直接比较，如果同正，后面31位大的，原数就大，如果同负，后面31位（补码）大的，依然
61              else alu_out = (alu_a[31] < alu_b[31]) ? 32'b0 : 32'b1; //异号情况，直接比较符号
62          end
63      /*`A_SLT://法2: 使用$signed()
64      alu_out = ($signed(alu_a) < $signed(alu_b)) ? 32'b1 : 32'b0;*/
65      `A_SLTU: alu_out = (alu_a < alu_b) ? 32'b1 : 32'b0;
66      `A_SLL: alu_out = alu_b << alu_a;
67      `A_SRL: alu_out = alu_b >> alu_a;
68      `A_SRA: alu_out = $signed(alu_b) >>> alu_a;
69      //使用>>>为算术右移，高位补符号，应该注意，如果是无符号数，>>>仍是逻辑右移，故应该$signed
70      `A_MOV: alu_out = alu_b; //原样输出，相当于reg[rt], mov本不需要通过alu，但因为是RType格式，故统一
71      `A_LUI: alu_out = alu_b << 16;
72      default: ;
73  endcase
74  endmodule

```

## Regfile:

```

23 module regfile(
24     input  clk,
25     input  rst_n,
26     input  [4:0] rAddr1, //读地址1
27     output [31:0] rDout1, //读数据1
28     input  [4:0] rAddr2, //读地址2
29     output [31:0] rDout2, //读数据2
30     input  [4:0] wAddr, //写地址
31     input  [31:0] wDin, //写数据
32     input  wEna //写使能
33 );
34     reg [31:0] data [0:31];
35     integer i;
36     assign rDout1=data[rAddr1]; //读1
37     assign rDout2=data[rAddr2]; //读2
38
39     always@(posedge clk or negedge rst_n) //写和复位
40     if(~rst_n)
41     begin
42         for(i=0; i<32; i=i+1) data[i]<=0;
43     end
44     else
45     begin
46         if(wEna)
47         if(wAddr!=0)
48             data[wAddr]<=wDin;
49     end
50 endmodule

```

## 2 路和 4 路选择器：

```
23 module mux #(parameter WIDTH = 32) (  
24     input sel,  
25     input [WIDTH-1:0] d0,  
26     input [WIDTH-1:0] d1,  
27     output [WIDTH-1:0] out  
28 );  
29     assign out = (sel == 1'b1 ? d1 : d0);  
30 endmodule
```

```
23 module mux4 #(parameter WIDTH = 32) (  
24     input [1:0] sel,  
25     input [WIDTH-1:0] d0,  
26     input [WIDTH-1:0] d1,  
27     input [WIDTH-1:0] d2,  
28     input [WIDTH-1:0] d3,  
29     output reg [WIDTH-1:0] out  
30 );  
31     always@(*)  
32     case(sel)  
33         2'b00: out=d0;  
34         2'b01: out=d1;  
35         2'b10: out=d2;  
36         2'b11: out=d3;  
37         default:  
38     endcase  
39 endmodule
```

## D 触发器：

```
23 module dff #(parameter WIDTH = 32) ( //Data Flip-Flop  
24     input clk,  
25     input en,  
26     input rst,  
27     input [WIDTH-1:0] datain,  
28     output reg [WIDTH-1:0] dataout  
29 );  
30     always@(posedge clk)  
31     begin  
32         if(rst)  
33             dataout <= 0;  
34         else if(en)  
35             dataout <= datain;  
36     end  
37 endmodule
```

## IFID:

```
23 module IFID(  
24     input clk,  
25     input en,  
26     input flush,  
27     input [31:0] PCPlus_in,  
28     input [31:0] IMemout_in,  
29     output [31:0] PCPlus_out,  
30     output [31:0] IMemout_out  
31 );  
32     dff dff1(clk, en, flush, PCPlus_in, PCPlus_out);  
33     dff dff2(clk, en, flush, IMemout_in, IMemout_out);  
34 endmodule
```

## IDEX:

```
23 module IDEX(  
24     input clk,  
25     input en,  
26     input flush, //flush for stall or start  
27     input [31:0] PCPlus_in,  
28     input [31:0] RegRdout1_in,  
29     input [31:0] RegRdout2_in,  
30     input [31:0] IMMSignExtended_in,  
31     input [31:0] IMMZeroExtended_in,  
32     input [31:0] ShamtZeroExtended_in,  
33     input [4:0] Rs_in,  
34     input [4:0] Rt_in,  
35     input [4:0] RegWtaddr_in,  
36     output [31:0] PCPlus_out,  
37     output [31:0] RegRdout1_out,  
38     output [31:0] RegRdout2_out,  
39     output [31:0] IMMSignExtended_out,  
40     output [31:0] IMMZeroExtended_out,  
41     output [31:0] ShamtZeroExtended_out,  
42     output [4:0] Rs_out,  
43     output [4:0] Rt_out,  
44     output [4:0] RegWtaddr_out,  
45     //control  
46     input RegDst_in,  
47     input ALUSrcASel_in,  
48     input [1:0] ALUSrcBSel_in,  
49     input [4:0] ALUControl_in,  
50     input DMemRead_in,  
51     input DMemWrite_in,
```

```

52     input DMemtoReg_in,
53     input RegWrite_in,
54     output RegDst_out,
55     output ALUSrcASel_out,
56     output [1:0] ALUSrcBSel_out,
57     output [4:0] ALUControl_out,
58     output DMemRead_out,
59     output DMemWrite_out,
60     output DMemtoReg_out,
61     output RegWrite_out
62 );
63     dff dff1(clk, en, flush, PCPlus_in, PCPlus_out);
64     dff dff2(clk, en, flush, RegRdout1_in, RegRdout1_out);
65     dff dff3(clk, en, flush, RegRdout2_in, RegRdout2_out);
66     dff dff4(clk, en, flush, IMMSignExtended_in, IMMSignExtended_out);
67     dff dff5(clk, en, flush, IMMZeroExtended_in, IMMZeroExtended_out);
68     dff dff6(clk, en, flush, ShamtZeroExtended_in, ShamtZeroExtended_out);
69     dff #(5) dff7(clk, en, flush, Rs_in, Rs_out);
70     dff #(5) dff8(clk, en, flush, Rt_in, Rt_out);
71     dff #(5) dff9(clk, en, flush, RegWtaddr_in, RegWtaddr_out);
72     dff #(1) dff10(clk, en, flush, RegDst_in, RegDst_out);
73     dff #(1) dff11(clk, en, flush, ALUSrcASel_in, ALUSrcASel_out);
74     dff #(2) dff12(clk, en, flush, ALUSrcBSel_in, ALUSrcBSel_out);
75     dff #(5) dff13(clk, en, flush, ALUControl_in, ALUControl_out);
76     dff #(1) dff14(clk, en, flush, DMemRead_in, DMemRead_out);
77     dff #(1) dff15(clk, en, flush, DMemWrite_in, DMemWrite_out);
78     dff #(1) dff16(clk, en, flush, DMemtoReg_in, DMemtoReg_out);
79     dff #(1) dff17(clk, en, flush, RegWrite_in, RegWrite_out);
80 endmodule

```

## EXMEM:

```

23 module EXMEM(
24     input clk,
25     input en,
26     input flush,
27     input [31:0] ALUResult_in,
28     input [31:0] DMem_in,
29     input [4:0] RegWtaddr_in,
30     output [31:0] ALUResult_out,
31     output [31:0] DMem_out,
32     output [4:0] RegWtaddr_out,
33     //control
34     input DMemRead_in,
35     input DMemWrite_in,
36     input DMemtoReg_in,
37     input RegWrite_in,
38     output DMemRead_out,
39     output DMemWrite_out,
40     output DMemtoReg_out,
41     output RegWrite_out
42 );
43     dff dff1(clk, en, flush, ALUResult_in, ALUResult_out);
44     dff dff2(clk, en, flush, DMem_in, DMem_out);
45     dff #(5) dff3(clk, en, flush, RegWtaddr_in, RegWtaddr_out);
46     dff #(1) dff14(clk, en, flush, DMemRead_in, DMemRead_out);
47     dff #(1) dff15(clk, en, flush, DMemWrite_in, DMemWrite_out);
48     dff #(1) dff16(clk, en, flush, DMemtoReg_in, DMemtoReg_out);
49     dff #(1) dff17(clk, en, flush, RegWrite_in, RegWrite_out);
50 endmodule

```



## MEMWB:

```
23 module MEMWB(  
24     input clk,  
25     input en,  
26     input flush,  
27     input [31:0] ALUResult_in,  
28     input [31:0] DMemout_in,  
29     input [4:0] RegWtaddr_in,  
30     output [31:0] ALUResult_out,  
31     output [31:0] DMemout_out,  
32     output [4:0] RegWtaddr_out,  
33     //control  
34     input DMemtoReg_in,  
35     input RegWrite_in,  
36     output DMemtoReg_out,  
37     output RegWrite_out  
38 );  
39 dff dff1(clk, en, flush, ALUResult_in, ALUResult_out);  
40 dff dff2(clk, en, flush, DMemout_in, DMemout_out);  
41 dff #(5) dff3(clk, en, flush, RegWtaddr_in, RegWtaddr_out);  
42 dff #(1) dff16(clk, en, flush, DMemtoReg_in, DMemtoReg_out);  
43 dff #(1) dff17(clk, en, flush, RegWrite_in, RegWrite_out);  
44 endmodule
```

## compare:

```
23 `define LESS 2'b00  
24 `define EQUAL 2'b01  
25 `define GREATER 2'b10  
26 module compare(  
27     input signed [31:0] a,  
28     input signed [31:0] b,  
29     output reg [1:0] res  
30     //output isEqual  
31 );  
32 always @(*)  
33     if(a == b) res = 2'b01;  
34     else if(a < b) res = 2'b00;  
35     else if(a > b) res = 2'b10;  
36     //assign isEqual = (a == b ? 1 : 0);  
37 endmodule
```

SignExtended 模块——立即数符号扩展

过于简单，直接在 top 中实现了。

ZeroExtended 模块——立即数无符号扩展

过于简单，直接在 top 中实现了。

## forward:

```
22 module forward(  
23     input [4:0] Rs_EX,  
24     input [4:0] Rt_EX,  
25     input RegWrite_MEM,  
26     input RegWrite_WB,  
27     input [4:0] RegWtaddr_MEM,  
28     input [4:0] RegWtaddr_WB,  
29     output reg [1:0] RegRdout1Sel_Forward_EX,  
30     output reg [1:0] RegRdout2Sel_Forward_EX  
31 );  
32 always @(*) begin  
33     RegRdout1Sel_Forward_EX[0] = RegWrite_WB && (RegWtaddr_WB != 0) && (RegWtaddr_MEM != Rs_EX) && (RegWtaddr_WB == Rs_EX);  
34     RegRdout1Sel_Forward_EX[1] = RegWrite_MEM && (RegWtaddr_MEM != 0) && (RegWtaddr_MEM == Rs_EX);  
35     RegRdout2Sel_Forward_EX[0] = RegWrite_WB && (RegWtaddr_WB != 0) && (RegWtaddr_MEM != Rt_EX) && (RegWtaddr_WB == Rt_EX);  
36     RegRdout2Sel_Forward_EX[1] = RegWrite_MEM && (RegWtaddr_MEM != 0) && (RegWtaddr_MEM == Rt_EX);  
37 end  
38 endmodule
```

特别注意到，目的寄存器是 0 寄存器的话就不进行转发。

## hazard:

```
23 module hazard(  
24     input clk,  
25     input rst,  
26     input [5:0] Op,  
27     input [4:0] Rs_ID,  
28     input [4:0] Rt_ID,  
29     input [4:0] RegWtaddr_EX,  
30     input [4:0] RegWtaddr_MEM,  
31     input DMemRead_EX,  
32     input DMemRead_MEM,  
33     output PCEn,  
34     output IF_ID_En,  
35     output ID_EX_Flush,  
36     output reg [1:0] count  
37 );  
38 assign ID_EX_Flush = (((RegWtaddr_EX == Rs_ID) || (RegWtaddr_EX == Rt_ID)) && (DMemRead_EX || Op==6'b000100))  
39                     || (((RegWtaddr_MEM == Rs_ID) || (RegWtaddr_MEM == Rt_ID))  
40                         && (DMemRead_MEM || Op==6'b000100)))&&(count!=3); //条件成立则为1，清空  
41 assign IF_ID_En = ~ID_EX_Flush; //条件成立则为0，保持  
42 assign PCEn = (~ID_EX_Flush); //条件成立则为0，保持  
43 always@(posedge clk or posedge rst)  
44 begin  
45     if(rst)  
46         count<=0;  
47     else if(((RegWtaddr_EX == Rs_ID) || (RegWtaddr_EX == Rt_ID)) && (Op==6'b000100) && (count!=1) && (count!=2))  
48         count<=1;  
49     else if(count==1)  
50         count<=2;  
51     else if(count==2)  
52         count<=3;  
53     else if(count==3)  
54         count<=0;  
55 end  
56 endmodule
```

这是冒险单元，用于：

- (1) 上一条指令时 LW 指令且目的寄存器是当前指令 ID 级读的寄存器那么插入气泡。
- (2) 特殊情况：如果当前指令是 beq 指令，且上条指令的目的寄存器（例如 lw, add...）是当且 beq 指令读的寄存器则插入两个气泡。

注：特别注意的是：如果当且 beq 指令读的寄存器中至少有一个是零寄存器。因为气泡译码后，rs, rt, rd 均为零寄存器，如果不进行计数的话会根据判断条件无限产生气泡，加入 count 进行计数（统计产生气泡的数目），防止产生无限气泡。

control:

```
23 module control(  
24     input clk, rst,  
25     input [5:0] Op, //instr[31:26]  
26     input [4:0] Rt, //instr[20:16]  
27     input [5:0] Funct, //instr[5:0]  
28     input [1:0] RsCMPRt,  
29     input [1:0] RsCMPZero,  
30     output reg [1:0] PCSrc, //0:+4, 1:Branch, 2:J, 3:JR  
31     output reg RegDst, //0:Reg#taddr=rt, 1:Reg#taddr=rd  
32     output reg ALUSrcASel, //0:RegRdout1, 1:ShamtZeroExtended  
33     output reg [1:0] ALUSrcBSel, //0:RegRdout2, 1:IMMSignExtended, 2:IMMZeroExtended  
34     output reg [4:0] ALUControl,  
35     output reg DMemRead, //1:En  
36     output reg DMemWrite, //1:En  
37     output reg DMemtoReg, //0:Aluout, 1:DMemout  
38     output reg RegWrite, //1:En  
39 );  
40 reg [1:0] tpsrc;  
41 always @(*)  
42 begin  
43     if(rst)  
44     begin  
45         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={6'b00_0_0_00, {A_NOP}, {4'b0001}};  
46     end  
47     else  
48         case(Op)  
49             6'b000000: //R-Type  
50                 case(Funct)  
51                     6'b000000: //NOP  
52                         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={6'b00_1_1_00, {A_SLL}, {4'b0000}};  
53                     6'b100000: //ADD  
54                         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={6'b00_1_0_00, {A_ADD}, {4'b0001}};  
55                     endcase  
56                     6'b000010: //J, 无条件跳转  
57                         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={6'b10_z_z_zz, {A_NOP}, {4'b00z0}};  
58                     6'b000100: //BEQ, Reg[rs]==Reg[rt]则跳转, RsCMPRt=01(==), 则PCSrc=01, 否则PCSrc=00(不跳转)  
59                         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={{1'b0, {RsCMPRt[0]}}, {4'b_z_z_zz}, {A_NOP}, {4'b00z0}};  
60                     6'b001000: //ADDI, 注意RegDst=0, AluBSrcSel=01(IMMSignExtended), 下面三个同理  
61                         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={{6'b00_0_0_01}, {A_ADD}, {4'b0001}};  
62                     6'b100011: //LW, 注意RegDst=0(写到Reg[rt]), AluBSrcSel=01(IMMSignExtended), DMemtoReg=1(来自DMem),  
63                         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={{6'b00_0_0_01}, {A_ADD}, {4'b1011}};  
64                     6'b101011: //SW, 注意RegDst=x(不与Reg), AluBSrcSel=01(IMMSignExtended)  
65                         {PCSrc, {RegDst}, {ALUSrcASel}, {ALUSrcBSel}, {ALUControl}, {DMemRead}, {DMemWrite}, {DMemtoReg}, {RegWrite}}={{6'b00_z_0_01}, {A_ADD}, {4'b01z0}};  
66                     default: ;  
67                 endcase  
68             end  
69 endmodule
```

## 开关去抖动:

```
23 module debounce(  
24     input clk,  
25     input in,  
26     output reg out=0  
27 );  
28     reg [31:0] cnt=0;  
29     always@(posedge clk)  
30     begin  
31         if(in!=out)  
32         begin  
33             cnt=cnt+1;  
34  
35             if(cnt==100000)  
36             begin  
37                 out=~out;  
38                 cnt=0;  
39             end  
40  
41         end  
42         else cnt=0;  
43  
44     end  
45 endmodule
```

## 数码管:

```
23 module seg(  
24     input clk,  
25     input rst_n,  
26     input [31:0] data32,  
27     output reg [3:0] sel,  
28     output reg [6:0] segments  
29 );  
30     integer clk_25=0; //数码管循环显示用  
31     integer clk_50000000=0; //2hz, 移动显示用  
32     reg [1:0] cnt;  
33     reg [3:0] cnt2;  
34     reg [15:0] data16; //data32的16bit  
35     reg [3:0] data4; //data16的4bit  
36     reg [3:0] empty; //空白位  
37     always@(*) //组合逻辑, 控制数码管  
38     begin  
39         if(!rst_n)  
40             segments = 7'b000_0000;  
41         else  
42             case(data4)  
43                 0: segments = ~7'b011_1111; //0  
44                 1: segments = ~7'b000_0110; //1  
45                 2: segments = ~7'b101_1011; //2  
46                 3: segments = ~7'b100_1111; //3  
47                 4: segments = ~7'b110_0110; //4  
48                 5: segments = ~7'b110_1101; //5  
49                 6: segments = ~7'b111_1101; //6  
50                 7: segments = ~7'b000_0111; //7  
51                 8: segments = ~7'b111_1111; //8
```

```

52         9: segments = ~7'b110_111; //9
53         10: segments = ~7'b111_011; //A
54         11: segments = ~7'b111_110; //b
55         12: segments = ~7'b011_1001; //C
56         13: segments = ~7'b101_1110; //d
57         14: segments = ~7'b111_1001; //E
58         15: segments = ~7'b111_0001; //F
59         default: segments = 7'b000_0000; // required
60     endcase
61 end
62
63 always@(posedge clk) //时序逻辑，产生位选择信号段选择信号
64 begin
65     if(clk_25==400000)
66     begin
67         clk_25=0;
68         cnt = cnt + 2'b01;
69     end
70     else
71         clk_25=clk_25+1;
72     if(clk_50000000==50000000) //
73     begin
74         clk_50000000=0;
75         cnt2=cnt2+1;
76         if(cnt2==4'b1010) cnt2=4'b0000;
77     end
78     else
79         clk_50000000=clk_50000000+1;
80     end
81
82 always@(*) //组合逻辑，选择当前显示段
83 begin
84     case(cnt2)
85         4'b0000:begin data16={8'bzzzzzzz,data32[31:24]}; empty=4'b1100; end
86
87         4'b0001:begin data16={4'bzzzz,data32[31:20]}; empty=4'b1000; end
88
89         4'b0010:begin data16=data32[31:16]; empty=4'b0000; end
90
91         4'b0011:begin data16=data32[27:12]; empty=4'b0000; end
92
93         4'b0100:begin data16=data32[23:8]; empty=4'b0000; end
94
95         4'b0101:begin data16=data32[19:4]; empty=4'b0000; end
96
97         4'b0110:begin data16=data32[15:0]; empty=4'b0000; end
98
99         4'b0111:begin data16={data32[11:0],4'bzzzz}; empty=4'b0001; end
100
101         4'b1000:begin data16={data32[7:0],8'bzzzzzzz}; empty=4'b0011; end
102
103         4'b1001:begin data16={data32[3:0],8'bzzzzzzzz,data32[31:28]}; empty=4'b0110; end
104         default:;
105     endcase
106 end
107
108 always@(*) //组合逻辑，选择当前显示位
109 begin
110     case(cnt)

```

```

110         2'b00:sel=4'b1110 | empty;
111         2'b01:sel=4'b1101 | empty;
112         2'b10:sel=4'b1011 | empty;
113         2'b11:sel=4'b0111 | empty;
114         default:sel=4'b1110;
115     endcase
116 end
117
118 always@(*)//组合逻辑, 选择当前显示位的数据
119 begin
120     case(cnt)
121         2'b00:data4=data16[3:0];
122         2'b01:data4=data16[7:4];
123         2'b10:data4=data16[11:8];
124         2'b11:data4=data16[15:12];
125         default:data4=16'b0;
126     endcase
127 end
128 endmodule

```

## TOP:

```

23 module top(
24     input    clock,
25     input    [7:0] sw,
26     output   [7:0] seg7,
27     output   [7:0] an,
28     output   Led,
29     input    btns, //rst
30     input    read
31 );
32     wire clk;
33     assign clk=(read==0)?clock:1'b0;
34 //_后缀表示该信号所在的流水段
35     wire ALUSrcASel_ID;
36     wire ALUSrcASel_EX;
37     wire [1:0] ALUSrcBSel_ID; //alu B在regout2和imm之间选择
38     wire [1:0] ALUSrcBSel_EX;
39     wire [31:0] ALUSrcA_EX;
40     wire [31:0] ALUSrcB_EX;
41     wire [4:0] ALUControl_ID;
42     wire [4:0] ALUControl_EX;
43     wire [31:0] ALUResult_EX;
44     wire [31:0] ALUResult_MEM;
45     wire [31:0] ALUResult_WB;
46
47     wire [1:0] RsCMPZero;
48     wire [1:0] RsCMPRt;
49
50     wire [31:0] IMMSignExtended_ID;
51     wire [31:0] IMMSignExtended_EX;

```

```

52     wire [31:0] IMMZeroExtended_ID;
53     wire [31:0] IMMZeroExtended_EX;
54     wire [31:0] ShamtZeroExtended_ID;
55     wire [31:0] ShamtZeroExtended_EX;
56
57     wire [1:0] RegRdout1Sel_Forward_EX; //旁路单元产生的选择信号
58     wire [1:0] RegRdout2Sel_Forward_EX;
59     wire [31:0] RegRdout1_Forward_EX; //旁路数据
60     wire [31:0] RegRdout2_Forward_EX;
61
62     wire [4:0] RegRdaddr1_ID;
63     wire [31:0] RegRdout1_ID;
64     wire [31:0] RegRdout1_EX;
65     wire [4:0] RegRdaddr2_ID;
66     wire [31:0] RegRdout2_ID;
67     wire [31:0] RegRdout2_EX;
68     wire [4:0] RegWtaddr_ID;
69     wire [4:0] RegWtaddr_EX;
70     wire [4:0] RegWtaddr_MEM;
71     wire [4:0] RegWtaddr_WB;
72     wire [31:0] RegWtin_WB;
73     wire RegWrite_ID;
74     wire RegWrite_EX;
75     wire RegWrite_MEM;
76     wire RegWrite_WB;
77     wire RegDst_ID;
78     wire RegDst_EX;
79
80     wire [31:0] IMemaddr;
81
82     wire [31:0] IMemout;
83
84     wire [31:0] DMemaddr_MEM;
85     wire [31:0] DMemin_MEM;
86     wire DMemRead_MEM;
87     wire [31:0] DMemout_MEM;
88     wire [31:0] DMemout_WB;
89     wire DMemWrite_MEM;
90     wire DMemtoReg_EX;
91     wire DMemtoReg_MEM;
92     wire DMemtoReg_WB;
93     wire DMemRead_ID;
94     wire DMemWrite_ID;
95     wire DMemtoReg_ID;
96     wire DMemRead_EX;
97     wire DMemWrite_EX;
98
99     wire [31:0] PC;
100    wire [31:0] PCPlus_IF;
101    wire [31:0] PCPlus_ID;
102    wire [31:0] PCPlus_EX;
103    wire [31:0] EPC;
104    wire [31:0] nextPC;
105    wire PCEn;
106    wire [1:0] PCSrc_ID; //Control输出的, 0:+4, 1:Branch, 2:J
107    wire IF_ID_En;
108    wire IF_ID_Flush;
109    wire ID_EX_Flush;

```

```

110     wire [31:0] PCJump_ID;
111     wire [31:0] PCJR_ID;
112     wire [31:0] PCBranch_ID;
113
114     wire [31:0] Instr;
115     wire [5:0] Funct;
116     wire [4:0] Shamt;
117     wire [15:0] IMM16;
118     wire [4:0] Rd;
119     wire [4:0] Rt;
120     wire [4:0] Rs;
121     wire [5:0] Op;
122     wire [4:0] Rt_EX; //为了旁路判断
123     wire [4:0] Rs_EX; //为了旁路判断
124
125     wire [25:0] JumpIMM;
126     wire [31:0] IMMSignExtendedShiftLeft2;
127     wire btns_d;
128     //debounce debounce(clk, btns, btns_d); //中键去抖动
129
130     //reg rst;
131     //assign Led = rst;
132     //always @(posedge btns_d) rst=~rst;
133     wire rst;
134     wire [1:0] count;
135     assign rst=btns;
136
137     mux4 MUXPC(
138         .sel(PCSrc_ID),
139         .d0(PCPlus_IF), //+4直接用IF的
140         .d1(PCBranch_ID),
141         .d2(PCJump_ID),
142         .d3(PCJR_ID),
143         .out(nextPC)
144     );
145
146     dff DFFPC(
147         .clk(~clk),
148         .en(PCEn),
149         .rst(rst),
150         .datain(nextPC),
151         .dataout(PC)
152     );
153
154     alu ALUPCPlus(PC, 4, 5'd01, PCPlus_IF);
155
156     assign IMemaddr = PC >> 2; //>>2是因为这里IMem是每个地址存储4字节，和实际上的（一地址一字节）不一样
157     IMem IMem(.a(IMemaddr), .spo(IMemout)); //上升沿读指令
158
159     //=====IFID=====
160
161     IFID IFID(
162         .clk(~clk),
163         .en(IF_ID_En),
164         .flush((IF_ID_Flush) || rst),
165         .PCPlus_in(PCPlus_IF),
166         .IMemout_in(IMemout),
167         .PCPlus_out(PCPlus_ID),

```



```

168     .IMemout_out(Instr)
169 );
170
171 //=====ID=====
172
173 assign JumpIMM = Instr[25:0];
174 assign Funct = Instr[5:0];
175 assign Shamt = Instr[10:6];
176 assign IMM16 = Instr[15:0];
177 assign Rd = Instr[15:11];
178 assign Rt = Instr[20:16];
179 assign Rs = Instr[25:21];
180 assign Op = Instr[31:26];
181
182 //*****Control*****
183
184 control control(
185     //in
186     .clk(clk),
187     .rst(rst),
188     .Op(Op),
189     .Rt(Rt),
190     .Funct(Funct),
191     .RsCMPPrT(RsCMPPrT),
192     .RsCMPZero(RsCMPZero),
193     //out
194     .PCSrc(PCSrc_ID),
195     //ID
196     .RegDst(RegDst_ID),
197
198     //EX
199     .ALUSrcASel(ALUSrcASel_ID),
200     .ALUSrcBSel(ALUSrcBSel_ID),
201     .ALUControl(ALUControl_ID),
202     //MEM
203     .DMemRead(DMemRead_ID),
204     .DMemWrite(DMemWrite_ID),
205     //WB
206     .DMemtoReg(DMemtoReg_ID),
207     .RegWrite(RegWrite_ID)
208 );
209 //*****Control*****
210
211 assign RegRdaddr2_ID = Rt;
212 mux #(5) MUXRegWtaddr(RegDst_ID, Rt, Rd, RegWtaddr_ID);
213
214 assign ShamtZeroExtended_ID = {{27{1'b0}}, Shamt};
215 assign IMMSignExtended_ID = {{16{IMM16[15]}}, IMM16};
216 assign IMMZeroExtended_ID = {{16{1'b0}}, IMM16};
217 assign IMMSignExtendedShiftLeft2 = IMMSignExtended_ID << 2;
218 alu BranchALU(PCPlus_ID, IMMSignExtendedShiftLeft2, 5'd01, PCBranch_ID);
219 assign PCJump_ID = {{PCPlus_ID[31:28]}, {{2'b00, JumpIMM}<<2}};
220 assign PCJR_ID = RegRdout1_ID;
221 assign IF_ID_Flush = (PCSrc_ID == 2'b00)?1'b0:(PCSrc_ID == 2'b10)?1'b1:(count==3)?1'b1:1'b0; //有跳转则清空IF_ID寄存器
222 assign RegRdaddr1_ID = (read==1'b0)?(Rs):sw;
223 regfile regfile(clk, ~rst, RegRdaddr1_ID, RegRdout1_ID, RegRdaddr2_ID, RegRdout2_ID, RegWtaddr_WB, RegWtin_WB, RegWrite_WB);
224
225 compare compare1(RegRdout1_ID, RegRdout2_ID, RsCMPPrT); //for beq, bne
226 hazard hazard(clk, rst, Op, Rs, Rt, RegWtaddr_EX, RegWtaddr_MEM, DMemRead_EX, DMemRead_MEM, PCEn, IF_ID_En, ID_EX_Flush, count);

```

```

227 //=====IDEX=====
228
229 IDEX IDEX(
230     .clk(`clk),
231     .en(1'b1),
232     .flush(ID_EX_Flush || rst),
233     .PCPlus_in(PCPlus_ID),
234     .RegRdout1_in(RegRdout1_ID),
235     .RegRdout2_in(RegRdout2_ID),
236     .IMMSignExtended_in(IMMSignExtended_ID),
237     .IMMZeroExtended_in(IMMZeroExtended_ID),
238     .ShamtZeroExtended_in(ShamtZeroExtended_ID),
239     .Rs_in(Rs),
240     .Rt_in(Rt),
241     .RegWtaddr_in(RegWtaddr_ID),
242     .PCPlus_out(PCPlus_EX),
243     .RegRdout1_out(RegRdout1_EX),
244     .RegRdout2_out(RegRdout2_EX),
245     .IMMSignExtended_out(IMMSignExtended_EX),
246     .IMMZeroExtended_out(IMMZeroExtended_EX),
247     .ShamtZeroExtended_out(ShamtZeroExtended_EX),
248     .Rs_out(Rs_EX),
249     .Rt_out(Rt_EX),
250     .RegWtaddr_out(RegWtaddr_EX),
251     .RegDst_in(RegDst_ID),
252     .ALUSrcASel_in(ALUSrcASel_ID),
253     .ALUSrcBSel_in(ALUSrcBSel_ID),
254     .ALUControl_in(ALUControl_ID),
255     .DMemRead_in(DMemRead_ID),
256     .DMemWrite_in(DMemWrite_ID),
257     .DMemtoReg_in(DMemtoReg_ID),
258     .RegWrite_in(RegWrite_ID),
259     .RegDst_out(RegDst_EX),
260     .ALUSrcASel_out(ALUSrcASel_EX),
261     .ALUSrcBSel_out(ALUSrcBSel_EX),
262     .ALUControl_out(ALUControl_EX),
263     .DMemRead_out(DMemRead_EX),
264     .DMemWrite_out(DMemWrite_EX),
265     .DMemtoReg_out(DMemtoReg_EX),
266     .RegWrite_out(RegWrite_EX)
267 );
268
269 //=====EX=====
270
271 forward forward(Rs_EX, Rt_EX, RegWrite_MEM, RegWrite_WB, RegWtaddr_MEM, RegWtaddr_WB, RegRdout1Sel_Forward_EX, RegRdout2Sel_Forward_EX);
272 mux4 MUXRegRdout1FW(RegRdout1Sel_Forward_EX, RegRdout1_EX, RegWtin_WB, ALUResult_MEM, 0, RegRdout1_Forward_EX); //forward
273 mux4 MUXRegRdout2FW(RegRdout2Sel_Forward_EX, RegRdout2_EX, RegWtin_WB, ALUResult_MEM, 0, RegRdout2_Forward_EX); //forward
274 mux MUXALUSrcA(ALUSrcASel_EX, RegRdout1_Forward_EX, ShamtZeroExtended_EX, ALUSrcA_EX);
275 mux4 MUXALUSrcB(ALUSrcBSel_EX, RegRdout2_Forward_EX, IMMSignExtended_EX, IMMZeroExtended_EX, 0, ALUSrcB_EX);
276 alu alu(ALUSrcA_EX, ALUSrcB_EX, ALUControl_EX, ALUResult_EX);
277
278 //=====EXMEM=====
279
280 EXMEM EXMEM(
281     .clk(`clk),
282     .en(1'b1),
283     .flush(rst),
284     .ALUResult_in(ALUResult_EX),

```

```


285     .DMemin_in(RegRdout2_Forward_EX),
286     .RegWtaddr_in(RegWtaddr_EX),
287     .ALUResult_out(ALUResult_MEM),
288     .DMemin_out(DMemin_MEM),
289     .RegWtaddr_out(RegWtaddr_MEM),
290     .DMemRead_in(DMemRead_EX),
291     .DMemWrite_in(DMemWrite_EX),
292     .DMemtoReg_in(DMemtoReg_EX),
293     .RegWrite_in(RegWrite_EX),
294     .DMemRead_out(DMemRead_MEM),
295     .DMemWrite_out(DMemWrite_MEM),
296     .DMemtoReg_out(DMemtoReg_MEM),
297     .RegWrite_out(RegWrite_MEM)
298 );
299
300 //=====MEM=====
301
302 assign DMemaddr_MEM = (read==1'b0)?(ALUResult_MEM>>2):sw;
303 DMem DMem(.clk(clk),.we(DMemWrite_MEM),.a(DMemaddr_MEM),.d(DMemin_MEM),.spo(DMemout_MEM));
304
305 //=====MEMWB=====
306
307 MEMWB MEMWB(
308     .clk(~clk),
309     .en(1'b1),
310     .flush(rst),
311     .ALUResult_in(ALUResult_MEM),
312     .DMemout_in(DMemout_MEM),
313     .RegWtaddr_in(RegWtaddr_MEM),
314     .ALUResult_out(ALUResult_WB),
315     .DMemout_out(DMemout_WB),
316     .RegWtaddr_out(RegWtaddr_WB),
317     .DMemtoReg_in(DMemtoReg_MEM),
318     .RegWrite_in(RegWrite_MEM),
319     .DMemtoReg_out(DMemtoReg_WB),
320     .RegWrite_out(RegWrite_WB)
321 );
322 //=====WB=====
323 mux MUXDMemtoReg(DMemtoReg_WB,ALUResult_WB,DMemout_WB,RegWtin_WB);
324 endmodule

```

五、实验结果：

Test2 的测试结果：

（以十进制显示）



可以看到最终 9 号寄存器结果为 2.

六、心得体会：

通过本次实验理解了流水线 CPU 的组成结构和工作原理；掌握了数字系统的设计和调试方法；熟练掌握了数据通路和控制器的设计和描述方法。